u-boot: update version /home/liliana/Dingussy/local/releases/tt1467818

This commit is contained in:
Mia Pilchová 2025-02-15 17:21:59 +01:00
parent cd82919e6c
commit 1a00cc7d94
3144 changed files with 411566 additions and 103944 deletions

39683
CHANGELOG

File diff suppressed because it is too large Load Diff

99
CREDITS
View File

@ -117,7 +117,7 @@ N: Arun Dharankar
E: ADharankar@ATTBI.Com E: ADharankar@ATTBI.Com
D: threads / scheduler example code D: threads / scheduler example code
N: K?ri Dav??sson N: Kári Davíðsson
E: kd@flaga.is E: kd@flaga.is
D: FLAGA DM Support D: FLAGA DM Support
@ -143,15 +143,10 @@ E: info@elste.org
D: Port for the ModNET50 Board, NET+50 CPU Port D: Port for the ModNET50 Board, NET+50 CPU Port
W: http://www.imms.de W: http://www.imms.de
N: Daniel Engstr?m N: Daniel Engström
E: daniel@omicron.se E: daniel@omicron.se
D: x86 port, Support for sc520_cdp board D: x86 port, Support for sc520_cdp board
N: Hayden Fraser
E: Hayden.Fraser@freescale.com
D: Support for ColdFire MCF5253
W: www.freescale.com
N: Dr. Wolfgang Grandegger N: Dr. Wolfgang Grandegger
E: wg@denx.de E: wg@denx.de
D: Support for Interphase 4539 T1/E1/J1 PMC, PN62, CCM, SCM boards D: Support for Interphase 4539 T1/E1/J1 PMC, PN62, CCM, SCM boards
@ -165,15 +160,6 @@ N: Thomas Frieden
E: ThomasF@hyperion-entertainment.com E: ThomasF@hyperion-entertainment.com
D: Support for AmigaOne D: Support for AmigaOne
N: Niklaus Giger
E: niklaus.giger@netstal.com
D: Support for HCU(x) boards
W: www.netstal.com
N: Paul Gortmaker
E: paul.gortmaker@windriver.com
D: Support for WRS SBC8347/8349 boards
N: Frank Gottschling N: Frank Gottschling
E: fgottschling@eltec.de E: fgottschling@eltec.de
D: Support for ELTEC MHPC/BAB7xx/ELPPC boards, cfb-console, i8042, SMI LynxEM D: Support for ELTEC MHPC/BAB7xx/ELPPC boards, cfb-console, i8042, SMI LynxEM
@ -236,10 +222,6 @@ E: mark.jonas@freescale.com
D: Support for Freescale Total5200 platform D: Support for Freescale Total5200 platform
W: http://www.mobilegt.com/ W: http://www.mobilegt.com/
N: Mark Jonas
E: mark.jonas@de.bosch.com
D: Support for MPR2 board
N: Sam Song N: Sam Song
E: samsongshu@yahoo.com.cn E: samsongshu@yahoo.com.cn
D: Port to the RPXlite_DW board D: Port to the RPXlite_DW board
@ -266,10 +248,6 @@ E: Raghu.Krishnaprasad@fci.com
D: Support for Adder-II MPC852T evaluation board D: Support for Adder-II MPC852T evaluation board
W: http://www.forcecomputers.com W: http://www.forcecomputers.com
N: Sergey Kubushyn
E: ksi@koi8.net
D: Support for various TI DaVinci based boards.
N: Bernhard Kuhn N: Bernhard Kuhn
E: bkuhn@metrowerks.com E: bkuhn@metrowerks.com
D Support for Coldfire CPU; Support for Motorola M5272C3 and M5282EVB boards D Support for Coldfire CPU; Support for Motorola M5272C3 and M5282EVB boards
@ -292,11 +270,6 @@ E: team@leox.org
D: Support for LEOX boards, DS164x RTC D: Support for LEOX boards, DS164x RTC
W: http://www.leox.org W: http://www.leox.org
N: TsiChung Liew
E: Tsi-Chung.Liew@freescale.com
D: Support for ColdFire MCF523x, MCF532x, MCF5445x, MCF547x_8x
W: www.freescale.com
N: Leif Lindholm N: Leif Lindholm
E: leif.lindholm@i3micro.com E: leif.lindholm@i3micro.com
D: Support for AMD dbau1550 board. D: Support for AMD dbau1550 board.
@ -307,20 +280,10 @@ D: Support for Nios Stratix Development Kit (DK-1S10)
D: Support for SSV ADNP/ESC1 (Nios Cyclone) D: Support for SSV ADNP/ESC1 (Nios Cyclone)
W: http://www.li-pro.net W: http://www.li-pro.net
N: Dave Liu
E: daveliu@freescale.com
D: Support for MPC8315, MPC832x, MPC8360, MPC837x
W: www.freescale.com
N: Raymond Lo N: Raymond Lo
E: lo@routefree.com E: lo@routefree.com
D: Support for DOS partitions D: Support for DOS partitions
N: James MacAulay
E: james.macaulay@amirix.com
D: Suppport for Amirix AP1000
W: www.amirix.com
N: Dan Malek N: Dan Malek
E: dan@embeddedalley.com E: dan@embeddedalley.com
D: FADSROM, the grandfather of all of this D: FADSROM, the grandfather of all of this
@ -343,7 +306,7 @@ N: Frank Morauf
E: frank.morauf@salzbrenner.com E: frank.morauf@salzbrenner.com
D: Support for Embedded Planet RPX Super Board D: Support for Embedded Planet RPX Super Board
N: David M?ller N: David Müller
E: d.mueller@elsoft.ch E: d.mueller@elsoft.ch
D: Support for Samsung ARM920T SMDK2410 eval board D: Support for Samsung ARM920T SMDK2410 eval board
@ -395,14 +358,9 @@ E: dan.poirot@windriver.com
D: Support for the Wind River sbc405, sbc8240 board D: Support for the Wind River sbc405, sbc8240 board
W: http://www.windriver.com W: http://www.windriver.com
N: Stelian Pop
E: stelian.pop@leadtechdesign.com
D: Atmel AT91CAP9ADK support
N: Stefan Roese N: Stefan Roese
E: sr@denx.de E: stefan.roese@esd-electronics.com
D: AMCC PPC4xx Support D: AMCC PPC401/403/405GP Support; Windows environment support
W: http://www.denx.de
N: Erwin Rol N: Erwin Rol
E: erwin@muffin.org E: erwin@muffin.org
@ -424,27 +382,13 @@ N: Paolo Scaffardi
E: arsenio@tin.it E: arsenio@tin.it
D: FADS823 configuration, MPC823 video support, I2C, wireless keyboard, lots more D: FADS823 configuration, MPC823 video support, I2C, wireless keyboard, lots more
N: Andre Schwarz
E: andre.schwarz@matrix-vision.de
D: Support for Matrix Vision boards (MVBLM7/MVBC_P)
N: Robert Schwebel N: Robert Schwebel
E: r.schwebel@pengutronix.de E: r.schwebel@pengutronix.de
D: Support for csb226, logodl and innokom boards (PXA2xx) D: Support for csb226, logodl and innokom boards (PXA2xx)
N: Aaron Sells
E: sellsa@embeddedplanet.com
D: Support for EP82xxM
N: Art Shipkowski N: Art Shipkowski
E: art@videon-central.com E: art@videon-central.com
D: Support for NetSilicon NS7520 D: Support for NetSilicon NS7520
D: Support for ColdFire MCF5275
N: Michal Simek
E: monstr@monstr.eu
D: Support for Microblaze, ML401, XUPV2P board
W: www.monstr.eu
N: Yasushi Shoji N: Yasushi Shoji
E: yashi@atmark-techno.com E: yashi@atmark-techno.com
@ -459,11 +403,6 @@ E: andrea.scian@dave-tech.it
D: Port to B2 board D: Port to B2 board
W: www.dave-tech.it W: www.dave-tech.it
N: Timur Tabi
E: timur@freescale.com
D: Support for MPC8349E-mITX
W: www.freescale.com
N: Rob Taylor N: Rob Taylor
E: robt@flyingpig.com E: robt@flyingpig.com
D: Port to MBX860T and Sandpoint8240 D: Port to MBX860T and Sandpoint8240
@ -518,27 +457,7 @@ E: azu@sysgo.de
D: Overall improvements on StrongARM, ARM720TDMI; Support for Tuxscreen; initial PCMCIA support for ARM D: Overall improvements on StrongARM, ARM720TDMI; Support for Tuxscreen; initial PCMCIA support for ARM
W: www.elinos.com W: www.elinos.com
N: Nobuhiro Iwamatsu N: James MacAulay
E: iwamatsu@nigauri.org E: james.macaulay@amirix.com
D: Support for SuperH, MS7750SE01 and MS7722SE01 boards. D: Suppport for Amirix AP1000
W: http://www.nigauri.org/~iwamatsu/ W: www.amirix.com
N: Alan Lu
E: alnalu001@gmail.com
D: Support for Artila M-501 starter kit
W: http://www.artila.com/
N: Kimmo Leppala
E: kimmo.leppala@sysart.fi
D: Support for Artila M-501 starter kit
W: http://www.sysart.fi/
N: Timo Tuunainen
E: timo.tuunainen@sysart.fi
D: Support for Artila M-501 starter kit
W: http://www.sysart.fi/
N: Philip Balister
E: philip@opensdr.com
D: Port to Lyrtech SFFSDR development board.
W: www.opensdr.com

View File

@ -14,264 +14,218 @@
# PowerPC Systems: # # PowerPC Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Greg Allen <gallen@arlut.utexas.edu> Greg Allen <gallen@arlut.utexas.edu>
UTX8245 MPC8245 UTX8245 MPC8245
Pantelis Antoniou <panto@intracom.gr> Pantelis Antoniou <panto@intracom.gr>
NETVIA MPC8xx NETVIA MPC8xx
Reinhard Arlt <reinhard.arlt@esd-electronics.com> Reinhard Arlt <reinhard.arlt@esd-electronics.com>
cpci5200 MPC5200 cpci5200 MPC5200
mecp5200 MPC5200 pf5200 MPC5200
pf5200 MPC5200
CPCI750 PPC750FX/GX CPCI750 PPC750FX/GX
Yuli Barcohen <yuli@arabellasw.com> Yuli Barcohen <yuli@arabellasw.com>
Adder MPC87x/MPC852T Adder MPC87x/MPC852T
ep8248 MPC8248 ep8248 MPC8248
ISPAN MPC8260 ISPAN MPC8260
MPC8260ADS MPC826x/MPC827x/MPC8280 MPC8260ADS MPC826x/MPC827x/MPC8280
Rattler MPC8248 Rattler MPC8248
ZPC1900 MPC8265 ZPC1900 MPC8265
Michael Barkowski <michael.barkowski@freescale.com>
MPC8323ERDB MPC8323
Jerry Van Baren <gerald.vanbaren@smiths-aerospace.com> Jerry Van Baren <gerald.vanbaren@smiths-aerospace.com>
sacsng MPC8260 sacsng MPC8260
Oliver Brown <obrown@adventnetworks.com> Oliver Brown <obrown@adventnetworks.com>
gw8260 MPC8260 gw8260 MPC8260
Conn Clark <clark@esteem.com> Conn Clark <clark@esteem.com>
ESTEEM192E MPC8xx ESTEEM192E MPC8xx
Joe D'Abbraccio <ljd015@freescale.com>
MPC837xERDB MPC837x
Kári Davíðsson <kd@flaga.is> Kári Davíðsson <kd@flaga.is>
FLAGADM MPC823 FLAGADM MPC823
Torsten Demke <torsten.demke@fci.com> Torsten Demke <torsten.demke@fci.com>
eXalion MPC824x eXalion MPC824x
Wolfgang Denk <wd@denx.de> Wolfgang Denk <wd@denx.de>
IceCube_5100 MGT5100 IceCube_5100 MGT5100
IceCube_5200 MPC5200 IceCube_5200 MPC5200
AMX860 MPC860 AMX860 MPC860
ETX094 MPC850 ETX094 MPC850
FPS850L MPC850 FPS850L MPC850
FPS860L MPC860 FPS860L MPC860
ICU862 MPC862 ICU862 MPC862
IP860 MPC860 IP860 MPC860
IVML24 MPC860 IVML24 MPC860
IVML24_128 MPC860 IVML24_128 MPC860
IVML24_256 MPC860 IVML24_256 MPC860
IVMS8 MPC860 IVMS8 MPC860
IVMS8_128 MPC860 IVMS8_128 MPC860
IVMS8_256 MPC860 IVMS8_256 MPC860
LANTEC MPC850 LANTEC MPC850
LWMON MPC823 LWMON MPC823
NC650 MPC852 NC650 MPC852
R360MPI MPC823 R360MPI MPC823
RMU MPC850 RMU MPC850
RRvision MPC823 RRvision MPC823
SM850 MPC850 SM850 MPC850
SPD823TS MPC823 SPD823TS MPC823
TQM823L MPC823 TQM823L MPC823
TQM823L_LCD MPC823 TQM823L_LCD MPC823
TQM850L MPC850 TQM850L MPC850
TQM855L MPC855 TQM855L MPC855
TQM860L MPC860 TQM860L MPC860
TQM860L_FEC MPC860 TQM860L_FEC MPC860
c2mon MPC855 c2mon MPC855
hermes MPC860 hermes MPC860
lwmon MPC823 lwmon MPC823
pcu_e MPC855 pcu_e MPC855
CU824 MPC8240 CU824 MPC8240
Sandpoint8240 MPC8240 Sandpoint8240 MPC8240
SL8245 MPC8245 SL8245 MPC8245
ATC MPC8250 ATC MPC8250
PM825 MPC8250 PM825 MPC8250
TQM8255 MPC8255 TQM8255 MPC8255
CPU86 MPC8260 CPU86 MPC8260
PM826 MPC8260 PM826 MPC8260
TQM8260 MPC8260 TQM8260 MPC8260
P3G4 MPC7410 P3G4 MPC7410
PCIPPC2 MPC750 PCIPPC2 MPC750
PCIPPC6 MPC750 PCIPPC6 MPC750
EXBITGEN PPC405GP EXBITGEN PPC405GP
Jon Diekema <jon.diekema@smiths-aerospace.com> Jon Diekema <jon.diekema@smiths-aerospace.com>
sbc8260 MPC8260 sbc8260 MPC8260
Dave Ellis <DGE@sixnetio.com> Dave Ellis <DGE@sixnetio.com>
SXNI855T MPC8xx SXNI855T MPC8xx
Thomas Frieden <ThomasF@hyperion-entertainment.com> Thomas Frieden <ThomasF@hyperion-entertainment.com>
AmigaOneG3SE MPC7xx AmigaOneG3SE MPC7xx
Matthias Fuchs <matthias.fuchs@esd-electronics.com> Matthias Fuchs <matthias.fuchs@esd-electronics.com>
ADCIOP IOP480 (PPC401) ADCIOP IOP480 (PPC401)
APC405 PPC405GP APC405 PPC405GP
AR405 PPC405GP AR405 PPC405GP
ASH405 PPC405EP ASH405 PPC405EP
CANBT PPC405CR CANBT PPC405CR
CPCI2DP PPC405GP CPCI2DP PPC405GP
CPCI405 PPC405GP CPCI405 PPC405GP
CPCI4052 PPC405GP CPCI4052 PPC405GP
CPCI405AB PPC405GP CPCI405AB PPC405GP
CPCI405DT PPC405GP CPCI405DT PPC405GP
CPCIISER4 PPC405GP CPCI440 PPC440GP
DASA_SIM IOP480 (PPC401) CPCIISER4 PPC405GP
DP405 PPC405EP DASA_SIM IOP480 (PPC401)
DU405 PPC405GP DP405 PPC405EP
DU440 PPC440EPx DU405 PPC405GP
G2000 PPC405EP G2000 PPC405EP
HH405 PPC405EP HH405 PPC405EP
HUB405 PPC405EP HUB405 PPC405EP
OCRTC PPC405GP OCRTC PPC405GP
ORSG PPC405GP ORSG PPC405GP
PCI405 PPC405GP PCI405 PPC405GP
PLU405 PPC405EP PLU405 PPC405EP
PMC405 PPC405GP PMC405 PPC405GP
PMC440 PPC440EPx VOH405 PPC405EP
VOH405 PPC405EP VOM405 PPC405EP
VOM405 PPC405EP WUH405 PPC405EP
WUH405 PPC405EP CMS700 PPC405EP
CMS700 PPC405EP
Niklaus Giger <niklaus.giger@netstal.com>
HCU4 PPC405GPr
MCU25 PPC405GPr
HCU5 PPC440EPx
Frank Gottschling <fgottschling@eltec.de> Frank Gottschling <fgottschling@eltec.de>
MHPC MPC8xx MHPC MPC8xx
BAB7xx MPC740/MPC750 BAB7xx MPC740/MPC750
Wolfgang Grandegger <wg@denx.de> Wolfgang Grandegger <wg@denx.de>
CCM MPC855 CCM MPC855
PN62 MPC8240 PN62 MPC8240
IPHASE4539 MPC8260
SCM MPC8260 IPHASE4539 MPC8260
SCM MPC8260
Howard Gray <mvsensor@matrix-vision.de> Howard Gray <mvsensor@matrix-vision.de>
MVS1 MPC823 MVS1 MPC823
Joe Hamman <joe.hamman@embeddedspecialties.com>
sbc8548 MPC8548
sbc8641d MPC8641D
Klaus Heydeck <heydeck@kieback-peter.de> Klaus Heydeck <heydeck@kieback-peter.de>
KUP4K MPC855 KUP4K MPC855
KUP4X MPC859 KUP4X MPC859
Gary Jennejohn <garyj@denx.de>
quad100hd PPC405EP
Murray Jensen <Murray.Jensen@csiro.au> Murray Jensen <Murray.Jensen@csiro.au>
cogent_mpc8xx MPC8xx cogent_mpc8xx MPC8xx
cogent_mpc8260 MPC8260 cogent_mpc8260 MPC8260
hymod MPC8260 hymod MPC8260
Larry Johnson <lrj@acm.org>
korat PPC440EPx
Brad Kemp <Brad.Kemp@seranoa.com> Brad Kemp <Brad.Kemp@seranoa.com>
ppmc8260 MPC8260 ppmc8260 MPC8260
Sangmoon Kim <dogoil@etinsys.com> Sangmoon Kim <dogoil@etinsys.com>
debris MPC8245 debris MPC8245
KVME080 MPC8245 KVME080 MPC8245
Thomas Lange <thomas@corelatus.se> Thomas Lange <thomas@corelatus.se>
GTH MPC860 GTH MPC860
Robert Lazarski <robertlazarski@gmail.com>
ATUM8548 MPC8548
The LEOX team <team@leox.org> The LEOX team <team@leox.org>
ELPT860 MPC860T ELPT860 MPC860T
Guennadi Liakhovetski <g.liakhovetski@gmx.de>
linkstation MPC8241
Dave Liu <daveliu@freescale.com>
MPC8315ERDB MPC8315
MPC832XEMDS MPC832x
MPC8360EMDS MPC8360
MPC837XEMDS MPC837x
Nye Liu <nyet@zumanetworks.com> Nye Liu <nyet@zumanetworks.com>
ZUMA MPC7xx_74xx ZUMA MPC7xx_74xx
Jon Loeliger <jdl@freescale.com> Jon Loeliger <jdl@freescale.com>
MPC8540ADS MPC8540 MPC8540ADS MPC8540
MPC8560ADS MPC8560 MPC8560ADS MPC8560
MPC8541CDS MPC8541 MPC8541CDS MPC8541
MPC8555CDS MPC8555 MPC8555CDS MPC8555
MPC8641HPCN MPC8641D Dan Malek <dan@embeddededge.com>
Dan Malek <dan@embeddedalley.com> STxGP3 MPC85xx
STxXTc MPC8xx
stxgp3 MPC85xx
stxssa MPC85xx
stxxtc MPC8xx
Eran Man <eran@nbase.co.il> Eran Man <eran@nbase.co.il>
EVB64260_750CX MPC750CX EVB64260_750CX MPC750CX
Andrea "llandre" Marson <andrea.marson@dave-tech.it> Andrea "llandre" Marson <andrea.marson@dave-tech.it>
@ -279,75 +233,62 @@ Andrea "llandre" Marson <andrea.marson@dave-tech.it>
Reinhard Meyer <r.meyer@emk-elektronik.de> Reinhard Meyer <r.meyer@emk-elektronik.de>
TOP860 MPC860T TOP860 MPC860T
TOP5200 MPC5200 TOP5200 MPC5200
Tolunay Orkun <torkun@nextio.com> Tolunay Orkun <torkun@nextio.com>
csb272 PPC405GP csb272 PPC405GP
csb472 PPC405GP csb472 PPC405GP
John Otken <jotken@softadvances.com> John Otken <jotken@softadvances.com>
luan PPC440SP luan PPC440SP
taihu PPC405EP
Keith Outwater <Keith_Outwater@mvis.com> Keith Outwater <Keith_Outwater@mvis.com>
GEN860T MPC860T GEN860T MPC860T
GEN860T_SC MPC860T GEN860T_SC MPC860T
Frank Panno <fpanno@delphintech.com> Frank Panno <fpanno@delphintech.com>
ep8260 MPC8260 ep8260 MPC8260
Peter Pearse <peter.pearse@arm.com>
integratorcp All current ARM supplied &
supported core modules
- see http://www.arm.com
/products/DevTools
/Hardware_Platforms.html
versatile ARM926EJ-S
versatile ARM926EJ-S
Denis Peter <d.peter@mpl.ch> Denis Peter <d.peter@mpl.ch>
MIP405 PPC4xx MIP405 PPC4xx
PIP405 PPC4xx PIP405 PPC4xx
Kim Phillips <kim.phillips@freescale.com>
MPC8349EMDS MPC8349
Daniel Poirot <dan.poirot@windriver.com> Daniel Poirot <dan.poirot@windriver.com>
sbc8240 MPC8240 sbc8240 MPC8240
sbc405 PPC405GP sbc405 PPC405GP
Stefan Roese <sr@denx.de> Stefan Roese <sr@denx.de>
P3M7448 MPC7448 uc100 MPC857
uc100 MPC857 TQM85xx MPC8540/8541/8555/8560
TQM85xx MPC8540/8541/8555/8560 bamboo PPC440EP
bunbinga PPC405EP
acadia PPC405EZ ebony PPC440GP
alpr PPC440GX ocotea PPC440GX
bamboo PPC440EP p3p440 PPC440GP
bunbinga PPC405EP pcs440ep PPC440EP
canyonlands PPC460EX sycamore PPC405GPr
ebony PPC440GP walnut PPC405GP
glacier PPC460GT yellowstone PPC440GR
haleakala PPC405EXr yosemite PPC440EP
katmai PPC440SPe
kilauea PPC405EX
lwmon5 PPC440EPx
makalu PPC405EX
ocotea PPC440GX
p3p440 PPC440GP
pcs440ep PPC440EP
rainier PPC440GRx
sequoia PPC440EPx
sycamore PPC405GPr
taishan PPC440GX
walnut PPC405GP
yellowstone PPC440GR
yosemite PPC440EP
zeus PPC405EP
P3M750 PPC750FX/GX/GL
Yusdi Santoso <yusdi_santoso@adaptec.com> Yusdi Santoso <yusdi_santoso@adaptec.com>
@ -355,405 +296,258 @@ Yusdi Santoso <yusdi_santoso@adaptec.com>
Travis Sawyer (travis.sawyer@sandburst.com> Travis Sawyer (travis.sawyer@sandburst.com>
KAREF PPC440GX KAREF PPC440GX
METROBOX PPC440GX METROBOX PPC440GX
XPEDITE1K PPC440GX XPEDITE1K PPC440GX
Heiko Schocher <hs@denx.de>
ids8247 MPC8247
jupiter MPC5200
mgcoge MPC8247
mgsuvd MPC852
municse MPC5200
sc3 PPC405GP
uc101 MPC5200
Peter De Schrijver <p2@mind.be> Peter De Schrijver <p2@mind.be>
ML2 PPC4xx ML2 PPC4xx
Andre Schwarz <andre.schwarz@matrix-vision.de>
mvbc_p MPC5200
mvblm7 MPC8343
Timur Tabi <timur@freescale.com>
MPC8349E-mITX MPC8349
MPC8349E-mITX-GP MPC8349
Erik Theisen <etheisen@mindspring.com> Erik Theisen <etheisen@mindspring.com>
W7OLMC PPC4xx W7OLMC PPC4xx
W7OLMG PPC4xx W7OLMG PPC4xx
Jim Thompson <jim@musenki.com> Jim Thompson <jim@musenki.com>
MUSENKI MPC8245/8241 MUSENKI MPC8245/8241
Sandpoint8245 MPC8245 Sandpoint8245 MPC8245
Rune Torgersen <runet@innovsys.com> Rune Torgersen <runet@innovsys.com>
MPC8266ADS MPC8266 MPC8266ADS MPC8266
David Updegraff <dave@cray.com>
CRAYL1 PPC4xx
Anton Vorontsov <avorontsov@ru.mvista.com>
MPC8360ERDK MPC8360
Josef Wagner <Wagner@Microsys.de> Josef Wagner <Wagner@Microsys.de>
CPC45 MPC8245 CPC45 MPC8245
PM520 MPC5200 PM520 MPC5200
Stephen Williams <steve@icarus.com> Stephen Williams <steve@icarus.com>
JSE PPC405GPr JSE PPC405GPr
Roy Zang <tie-fei.zang@freescale.com>
mpc7448hpc2 MPC7448
John Zhan <zhanz@sinovee.com> John Zhan <zhanz@sinovee.com>
svm_sc8xx MPC8xx svm_sc8xx MPC8xx
------------------------------------------------------------------------- -------------------------------------------------------------------------
Unknown / orphaned boards: Unknown / orphaned boards:
ADS860 MPC8xx ADS860 MPC8xx
FADS823 MPC8xx FADS823 MPC8xx
FADS850SAR MPC8xx FADS850SAR MPC8xx
FADS860T MPC8xx FADS860T MPC8xx
GENIETV MPC8xx GENIETV MPC8xx
IAD210 MPC8xx IAD210 MPC8xx
MBX MPC8xx MBX MPC8xx
MBX860T MPC8xx MBX860T MPC8xx
NX823 MPC8xx NX823 MPC8xx
RPXClassic MPC8xx RPXClassic MPC8xx
RPXlite MPC8xx RPXlite MPC8xx
ERIC PPC4xx CRAYL1 PPC4xx
ERIC PPC4xx
MOUSSE MPC824x MOUSSE MPC824x
RPXsuper MPC8260 RPXsuper MPC8260
rsdproto MPC8260 rsdproto MPC8260
EVB64260 MPC7xx_74xx EVB64260 MPC7xx_74xx
######################################################################### #########################################################################
# ARM Systems: # # ARM Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Rowel Atienza <rowel@diwalabs.com> Rowel Atienza <rowel@diwalabs.com>
armadillo ARM720T armadillo ARM720T
Rishi Bhattacharya <rishi@ti.com> Rishi Bhattacharya <rishi@ti.com>
omap5912osk ARM926EJS omap5912osk ARM926EJS
Cliff Brake <cliff.brake@gmail.com> Cliff Brake <cliff.brake@gmail.com>
pxa255_idp xscale pxa255_idp xscale
Rick Bronson <rick@efn.org> Rick Bronson <rick@efn.org>
AT91RM9200DK at91rm9200 AT91RM9200DK at91rm9200
George G. Davis <gdavis@mvista.com> George G. Davis <gdavis@mvista.com>
assabet SA1100 assabet SA1100
gcplus SA1100 gcplus SA1100
Thomas Elste <info@elste.org> Thomas Elste <info@elste.org>
modnet50 ARM720T (NET+50) modnet50 ARM720T (NET+50)
Peter Figuli <peposh@etc.sk> Peter Figuli <peposh@etc.sk>
wepep250 xscale wepep250 xscale
Marius Gröger <mag@sysgo.de> Marius Gröger <mag@sysgo.de>
impa7 ARM720T (EP7211) impa7 ARM720T (EP7211)
ep7312 ARM720T (EP7312) ep7312 ARM720T (EP7312)
Kshitij Gupta <kshitij@ti.com> Kshitij Gupta <kshitij@ti.com>
omap1510inn ARM925T omap1510inn ARM925T
omap1610inn ARM926EJS omap1610inn ARM926EJS
Kyle Harris <kharris@nexus-tech.net>
lubbock xscale
cradle xscale
ixdp425 xscale
Gary Jennejohn <gj@denx.de> Gary Jennejohn <gj@denx.de>
smdk2400 ARM920T smdk2400 ARM920T
trab ARM920T trab ARM920T
Konstantin Kletschke <kletschke@synertronixx.de>
scb9328 ARM920T
Nishant Kamat <nskamat@ti.com> Nishant Kamat <nskamat@ti.com>
omap1610h2 ARM926EJS omap1610h2 ARM926EJS
Sergey Kubushyn <ksi@koi8.net>
DV-EVM ARM926EJS
SONATA ARM926EJS
SCHMOOGIE ARM926EJS
Prakash Kumar <prakash@embedx.com> Prakash Kumar <prakash@embedx.com>
cerf250 xscale cerf250 xscale
David Müller <d.mueller@elsoft.ch> David Müller <d.mueller@elsoft.ch>
smdk2410 ARM920T smdk2410 ARM920T
VCMA9 ARM920T VCMA9 ARM920T
Rolf Offermanns <rof@sysgo.de> Rolf Offermanns <rof@sysgo.de>
shannon SA1100 shannon SA1100
Kyungmin Park <kyungmin.park@samsung.com>
apollon ARM1136EJS
Peter Pearse <peter.pearse@arm.com>
integratorcp All current ARM supplied & supported core modules
-see http://www.arm.com/products/DevTools/Hardware_Platforms.html
versatile ARM926EJ-S
versatile ARM926EJ-S
Dave Peverley <dpeverley@mpc-data.co.uk> Dave Peverley <dpeverley@mpc-data.co.uk>
omap730p2 ARM926EJS omap730p2 ARM926EJS
Stelian Pop <stelian.pop@leadtechdesign.com>
at91cap9adk ARM926EJS (AT91CAP9 SoC)
at91sam9260ek ARM926EJS (AT91SAM9260 SoC)
at91sam9261ek ARM926EJS (AT91SAM9261 SoC)
at91sam9263ek ARM926EJS (AT91SAM9263 SoC)
at91sam9rlek ARM926EJS (AT91SAM9RL SoC)
Stefan Roese <sr@denx.de> Stefan Roese <sr@denx.de>
ixdpg425 xscale ixdpg425 xscale
pdnb3 xscale pdnb3 xscale
scpu xscale
Robert Schwebel <r.schwebel@pengutronix.de> Robert Schwebel <r.schwebel@pengutronix.de>
csb226 xscale csb226 xscale
innokom xscale innokom xscale
Michael Schwingen <michael@schwingen.org>
actux1 xscale
actux2 xscale
actux3 xscale
actux4 xscale
Andrea Scian <andrea.scian@dave-tech.it> Andrea Scian <andrea.scian@dave-tech.it>
B2 ARM7TDMI (S3C44B0X) B2 ARM7TDMI (S3C44B0X)
Greg Ungerer <greg.ungerer@opengear.com> Greg Ungerer <greg.ungerer@opengear.com>
cm4008 ks8695p cm4008 ks8695p
cm4116 ks8695p cm4116 ks8695p
cm4148 ks8695p cm4148 ks8695p
Richard Woodruff <r-woodruff2@ti.com> Richard Woodruff <r-woodruff2@ti.com>
omap2420h4 ARM1136EJS omap2420h4 ARM1136EJS
Alex Züpke <azu@sysgo.de> Alex Züpke <azu@sysgo.de>
lart SA1100 lart SA1100
dnp1110 SA1110 dnp1110 SA1110
-------------------------------------------------------------------------
Unknown / orphaned boards:
Board CPU Last known maintainer / Comment
.........................................................................
cradle xscale Kyle Harris <kharris@nexus-tech.net> / dead address
ixdp425 xscale Kyle Harris <kharris@nexus-tech.net> / dead address
lubbock xscale Kyle Harris <kharris@nexus-tech.net> / dead address
######################################################################### #########################################################################
# x86 Systems: # # x86 Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Daniel Engström <daniel@omicron.se> Daniel Engström <daniel@omicron.se>
sc520_cdp x86 sc520_cdp x86
######################################################################### #########################################################################
# MIPS Systems: # # MIPS Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Wolfgang Denk <wd@denx.de> Wolfgang Denk <wd@denx.de>
incaip MIPS32 4Kc incaip MIPS32 4Kc
purple MIPS64 5Kc purple MIPS64 5Kc
Thomas Lange <thomas@corelatus.se> Thomas Lange <thomas@corelatus.se>
dbau1x00 MIPS32 Au1000 dbau1x00 MIPS32 Au1000
gth2 MIPS32 Au1000 gth2 MIPS32 Au1000
Vlad Lungu <vlad.lungu@windriver.com>
qemu_mips MIPS32
######################################################################### #########################################################################
# Nios-32 Systems: # # Nios-32 Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Stephan Linz <linz@li-pro.net> Stephan Linz <linz@li-pro.net>
DK1S10 Nios-32 DK1S10 Nios-32
ADNPESC1 Nios-32 ADNPESC1 Nios-32
Scott McNutt <smcnutt@psyent.com> Scott McNutt <smcnutt@psyent.com>
DK1C20 Nios-32 DK1C20 Nios-32
######################################################################### #########################################################################
# Nios-II Systems: # # Nios-II Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Scott McNutt <smcnutt@psyent.com> Scott McNutt <smcnutt@psyent.com>
PCI5441 Nios-II PCI5441 Nios-II
PK1C20 Nios-II PK1C20 Nios-II
EP1C20 Nios-II EP1C20 Nios-II
EP1S10 Nios-II EP1S10 Nios-II
EP1S40 Nios-II EP1S40 Nios-II
######################################################################### #########################################################################
# MicroBlaze Systems: # # MicroBlaze Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Yasushi Shoji <yashi@atmark-techno.com> Yasushi Shoji <yashi@atmark-techno.com>
SUZAKU MicroBlaze SUZAKU MicroBlaze
Michal Simek <monstr@monstr.eu>
ML401 MicroBlaze
XUPV2P MicroBlaze
######################################################################### #########################################################################
# Coldfire Systems: # # Coldfire Systems: #
# # # #
# Maintainer Name, Email Address # # Maintainer Name, Email Address #
# Board CPU # # Board CPU #
######################################################################### #########################################################################
Matthias Fuchs <matthias.fuchs@esd-electronics.com> Matthias Fuchs <matthias.fuchs@esd-electronics.com>
TASREG MCF5249 TASREG MCF5249
Hayden Fraser <Hayden.Fraser@freescale.com> Zachary P. Landau <zachary.landau@labxtechnologies.com>
M5253EVBE mcf52x2 r5200 mcf52x2
TsiChung Liew <Tsi-Chung.Liew@freescale.com>
M52277EVB mcf5227x
M5235EVB mcf52x2
M5329EVB mcf532x
M5373EVB mcf532x
M54455EVB mcf5445x
M5475EVB mcf547x_8x
M5485EVB mcf547x_8x
#########################################################################
# AVR32 Systems: #
# #
# Maintainer Name, Email Address #
# Board CPU #
#########################################################################
Haavard Skinnemoen <hskinnemoen@atmel.com>
ATSTK1000 AT32AP7xxx
ATSTK1002 AT32AP7000
ATSTK1003 AT32AP7001
ATSTK1004 AT32AP7002
ATSTK1006 AT32AP7000
ATNGW100 AT32AP7000
#########################################################################
# SuperH Systems: #
# #
# Maintainer Name, Email Address #
# Board CPU #
#########################################################################
Yusuke Goda <goda.yusuke@renesas.com>
MIGO-R SH7722
Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
MS7750SE SH7750
MS7722SE SH7722
R7780MP SH7780
R2DPlus SH7751R
SH7763RDP SH7763
Mark Jonas <mark.jonas@de.bosch.com>
mpr2 SH7720
Yoshihiro Shimoda <shimoda.yoshihiro@renesas.com>
MS7720SE SH7720
#########################################################################
# Blackfin Systems: #
# #
# Maintainer Name, Email Address #
# Board CPU #
#########################################################################
Mike Frysinger <vapier@gentoo.org>
Blackfin Team <u-boot-devel@blackfin.uclinux.org>
BF533-EZKIT BF533
BF533-STAMP BF533
BF537-STAMP BF537
BF561-EZKIT BF561
######################################################################### #########################################################################
# End of MAINTAINERS list # # End of MAINTAINERS list #

754
MAKEALL
View File

@ -8,17 +8,7 @@ else
MAKE=make MAKE=make
fi fi
if [ "${MAKEALL_LOGDIR}" ] ; then [ -d LOG ] || mkdir LOG || exit 1
LOG_DIR=${MAKEALL_LOGDIR}
else
LOG_DIR="LOG"
fi
if [ ! "${BUILD_DIR}" ] ; then
BUILD_DIR="."
fi
[ -d ${LOG_DIR} ] || mkdir ${LOG_DIR} || exit 1
LIST="" LIST=""
@ -26,315 +16,110 @@ LIST=""
## MPC5xx Systems ## MPC5xx Systems
######################################################################### #########################################################################
LIST_5xx=" \ LIST_5xx=" \
cmi_mpc5xx \ cmi_mpc5xx \
" "
######################################################################### #########################################################################
## MPC5xxx Systems ## MPC5xxx Systems
######################################################################### #########################################################################
LIST_5xxx=" \ LIST_5xxx=" \
BC3450 \ BC3450 cpci5200 EVAL5200 icecube_5100 \
cm5200 \ icecube_5200 lite5200b mcc200 o2dnt \
cpci5200 \ pf5200 PM520 TB5200 Total5100 \
EVAL5200 \ Total5200 Total5200_Rev2 TQM5200 TQM5200_B \
fo300 \ TQM5200S \
icecube_5100 \
icecube_5200 \
inka4x0 \
lite5200b \
mcc200 \
mecp5200 \
motionpro \
munices \
MVBC_P \
o2dnt \
pf5200 \
PM520 \
TB5200 \
Total5100 \
Total5200 \
Total5200_Rev2 \
TQM5200 \
TQM5200_B \
TQM5200S \
v38b \
"
#########################################################################
## MPC512x Systems
#########################################################################
LIST_512x=" \
ads5121 \
" "
######################################################################### #########################################################################
## MPC8xx Systems ## MPC8xx Systems
######################################################################### #########################################################################
LIST_8xx=" \ LIST_8xx=" \
Adder87x \ Adder87x GENIETV MBX860T R360MPI \
AdderII \ AdderII GTH MHPC RBC823 \
ADS860 \ ADS860 hermes MPC86xADS rmu \
AMX860 \ AMX860 IAD210 MPC885ADS RPXClassic \
c2mon \ c2mon ICU862_100MHz MVS1 RPXlite \
CCM \ CCM IP860 NETPHONE RPXlite_DW \
cogent_mpc8xx \ cogent_mpc8xx IVML24 NETTA RRvision \
ELPT860 \ ELPT860 IVML24_128 NETTA2 SM850 \
EP88x \ EP88x IVML24_256 NETTA_ISDN spc1920 \
ESTEEM192E \ ESTEEM192E IVMS8 NETVIA SPD823TS \
ETX094 \ ETX094 IVMS8_128 NETVIA_V2 svm_sc8xx \
FADS823 \ FADS823 IVMS8_256 NX823 SXNI855T \
FADS850SAR \ FADS850SAR KUP4K pcu_e TOP860 \
FADS860T \ FADS860T KUP4X QS823 TQM823L \
FLAGADM \ FLAGADM LANTEC QS850 TQM823L_LCD \
FPS850L \ FPS850L lwmon QS860T TQM850L \
GEN860T \ GEN860T MBX quantum TQM855L \
GEN860T_SC \ GEN860T_SC TQM860L \
GENIETV \ TQM885D \
GTH \ uc100 \
hermes \ v37 \
IAD210 \
ICU862_100MHz \
IP860 \
IVML24 \
IVML24_128 \
IVML24_256 \
IVMS8 \
IVMS8_128 \
IVMS8_256 \
KUP4K \
KUP4X \
LANTEC \
lwmon \
MBX \
MBX860T \
mgsuvd \
MHPC \
MPC86xADS \
MPC885ADS \
MVS1 \
NETPHONE \
NETTA \
NETTA2 \
NETTA_ISDN \
NETVIA \
NETVIA_V2 \
NX823 \
pcu_e \
QS823 \
QS850 \
QS860T \
quantum \
R360MPI \
RBC823 \
rmu \
RPXClassic \
RPXlite \
RPXlite_DW \
RRvision \
SM850 \
spc1920 \
SPD823TS \
svm_sc8xx \
SXNI855T \
TK885D \
TOP860 \
TQM823L \
TQM823L_LCD \
TQM850L \
TQM855L \
TQM860L \
TQM885D \
uc100 \
v37 \
" "
######################################################################### #########################################################################
## PPC4xx Systems ## PPC4xx Systems
######################################################################### #########################################################################
LIST_4xx=" \ LIST_4xx=" \
acadia \ ADCIOP AP1000 AR405 ASH405 \
acadia_nand \ bubinga CANBT CMS700 CPCI2DP \
ADCIOP \ CPCI405 CPCI4052 CPCI405AB CPCI405DT \
alpr \ CPCI440 CPCIISER4 CRAYL1 csb272 \
AP1000 \ csb472 DASA_SIM DP405 DU405 \
AR405 \ ebony ERIC EXBITGEN G2000 \
ASH405 \ HH405 HUB405 JSE KAREF \
bamboo \ luan METROBOX MIP405 MIP405T \
bamboo_nand \ ML2 ml300 ocotea OCRTC \
bubinga \ ORSG p3p440 PCI405 pcs440ep \
CANBT \ PIP405 PLU405 PMC405 PPChameleonEVB \
canyonlands \ sbc405 VOH405 VOM405 W7OLMC \
canyonlands_nand \ W7OLMG walnut WUH405 XPEDITE1K \
CMS700 \ yellowstone yosemite yucca bamboo \
CPCI2DP \
CPCI405 \
CPCI4052 \
CPCI405AB \
CPCI405DT \
CPCIISER4 \
CRAYL1 \
csb272 \
csb472 \
DASA_SIM \
DP405 \
DU405 \
DU440 \
ebony \
ERIC \
EXBITGEN \
G2000 \
glacier \
haleakala \
haleakala_nand \
hcu4 \
hcu5 \
HH405 \
HUB405 \
JSE \
KAREF \
katmai \
kilauea \
kilauea_nand \
korat \
luan \
lwmon5 \
makalu \
mcu25 \
METROBOX \
MIP405 \
MIP405T \
ML2 \
ml300 \
ocotea \
OCRTC \
ORSG \
p3p440 \
PCI405 \
pcs440ep \
PIP405 \
PLU405 \
PMC405 \
PMC440 \
PPChameleonEVB \
quad100hd \
rainier \
sbc405 \
sc3 \
sequoia \
sequoia_nand \
taihu \
taishan \
VOH405 \
VOM405 \
W7OLMC \
W7OLMG \
walnut \
WUH405 \
XPEDITE1K \
yellowstone \
yosemite \
yucca \
zeus \
" "
######################################################################### #########################################################################
## MPC8220 Systems ## MPC8220 Systems
######################################################################### #########################################################################
LIST_8220=" \ LIST_8220=" \
Alaska8220 \ Alaska8220 Yukon8220 \
Yukon8220 \
" "
######################################################################### #########################################################################
## MPC824x Systems ## MPC824x Systems
######################################################################### #########################################################################
LIST_824x=" \ LIST_824x=" \
A3000 \ A3000 barco BMW CPC45 \
barco \ CU824 debris eXalion HIDDEN_DRAGON \
BMW \ MOUSSE MUSENKI MVBLUE \
CPC45 \ OXC PN62 Sandpoint8240 Sandpoint8245 \
CU824 \ sbc8240 SL8245 utx8245 \
debris \
eXalion \
HIDDEN_DRAGON \
linkstation_HGLAN \
MOUSSE \
MUSENKI \
MVBLUE \
OXC \
PN62 \
Sandpoint8240 \
Sandpoint8245 \
sbc8240 \
SL8245 \
utx8245 \
" "
######################################################################### #########################################################################
## MPC8260 Systems (includes 8250, 8255 etc.) ## MPC8260 Systems (includes 8250, 8255 etc.)
######################################################################### #########################################################################
LIST_8260=" \ LIST_8260=" \
atc \ atc cogent_mpc8260 CPU86 CPU87 \
cogent_mpc8260 \ ep8248 ep8260 gw8260 hymod \
CPU86 \ IPHASE4539 ISPAN MPC8260ADS MPC8266ADS \
CPU87 \ MPC8272ADS PM826 PM828 ppmc8260 \
ep8248 \ Rattler8248 RPXsuper rsdproto sacsng \
ep8260 \ sbc8260 SCM TQM8260_AC TQM8260_AD \
ep82xxm \ TQM8260_AE ZPC1900 \
gw8260 \
hymod \
IPHASE4539 \
ISPAN \
mgcoge \
MPC8260ADS \
MPC8266ADS \
MPC8272ADS \
PM826 \
PM828 \
ppmc8260 \
Rattler8248 \
RPXsuper \
rsdproto \
sacsng \
sbc8260 \
SCM \
TQM8260_AC \
TQM8260_AD \
TQM8260_AE \
TQM8272 \
ZPC1900 \
" "
######################################################################### #########################################################################
## MPC83xx Systems (includes 8349, etc.) ## MPC83xx Systems (includes 8349, etc.)
######################################################################### #########################################################################
LIST_83xx=" \ LIST_83xx=" \
MPC8313ERDB_33 \ TQM834x MPC8349EMDS \
MPC8313ERDB_66 \
MPC8315ERDB \
MPC8323ERDB \
MPC832XEMDS \
MPC832XEMDS_ATM \
MPC8349EMDS \
MPC8349ITX \
MPC8349ITXGP \
MPC8360EMDS \
MPC8360EMDS_ATM \
MPC8360ERDK_33 \
MPC8360ERDK_66 \
MPC837XEMDS \
MPC837XERDB \
MVBLM7 \
sbc8349 \
TQM834x \
" "
@ -342,272 +127,111 @@ LIST_83xx=" \
## MPC85xx Systems (includes 8540, 8560 etc.) ## MPC85xx Systems (includes 8540, 8560 etc.)
######################################################################### #########################################################################
LIST_85xx=" \ LIST_85xx=" \
ATUM8548 \ MPC8540ADS MPC8540EVAL MPC8541CDS MPC8548CDS \
MPC8540ADS \ MPC8555CDS MPC8560ADS PM854 PM856 \
MPC8540EVAL \ sbc8540 sbc8560 stxgp3 TQM8540 \
MPC8541CDS \ TQM8541 TQM8555 TQM8560 \
MPC8544DS \
MPC8548CDS \
MPC8555CDS \
MPC8560ADS \
MPC8568MDS \
PM854 \
PM856 \
sbc8540 \
sbc8548 \
sbc8560 \
socrates \
stxgp3 \
stxssa \
TQM8540 \
TQM8541 \
TQM8548 \
TQM8555 \
TQM8560 \
"
#########################################################################
## MPC86xx Systems
#########################################################################
LIST_86xx=" \
MPC8610HPCD \
MPC8641HPCN \
sbc8641d \
" "
######################################################################### #########################################################################
## 74xx/7xx Systems ## 74xx/7xx Systems
######################################################################### #########################################################################
LIST_74xx=" \ LIST_74xx=" \
DB64360 \ DB64360 DB64460 EVB64260 P3G4 \
DB64460 \ PCIPPC2 PCIPPC6 ZUMA \
EVB64260 \
mpc7448hpc2 \
P3G4 \
p3m7448 \
PCIPPC2 \
PCIPPC6 \
ZUMA \
" "
LIST_7xx=" \ LIST_7xx=" \
BAB7xx \ BAB7xx CPCI750 ELPPC ppmc7xx \
CPCI750 \
ELPPC \
p3m750 \
ppmc7xx \
" "
######################################################################### LIST_ppc="${LIST_5xx} ${LIST_5xxx} \
## PowerPC groups ${LIST_8xx} \
######################################################################### ${LIST_8220} ${LIST_824x} ${LIST_8260} \
${LIST_83xx} \
LIST_TSEC=" \ ${LIST_85xx} \
${LIST_83xx} \ ${LIST_4xx} \
${LIST_85xx} \ ${LIST_74xx} ${LIST_7xx}"
${LIST_86xx} \
"
LIST_ppc=" \
${LIST_5xx} \
${LIST_512x} \
${LIST_5xxx} \
${LIST_8xx} \
${LIST_8220} \
${LIST_824x} \
${LIST_8260} \
${LIST_83xx} \
${LIST_85xx} \
${LIST_86xx} \
${LIST_4xx} \
${LIST_74xx} \
${LIST_7xx} \
"
######################################################################### #########################################################################
## StrongARM Systems ## StrongARM Systems
######################################################################### #########################################################################
LIST_SA=" \ LIST_SA="assabet dnp1110 gcplus lart shannon"
assabet \
dnp1110 \
gcplus \
lart \
shannon \
"
######################################################################### #########################################################################
## ARM7 Systems ## ARM7 Systems
######################################################################### #########################################################################
LIST_ARM7=" \ LIST_ARM7=" \
ap7 \ armadillo B2 ep7312 evb4510 \
ap720t \ impa7 integratorap ap7 ap720t \
armadillo \ modnet50 \
B2 \
ep7312 \
evb4510 \
impa7 \
integratorap \
lpc2292sodimm \
modnet50 \
SMN42 \
" "
######################################################################### #########################################################################
## ARM9 Systems ## ARM9 Systems
######################################################################### #########################################################################
LIST_ARM9=" \ LIST_ARM9=" \
ap920t \ at91rm9200dk cmc_pu2 \
ap922_XA10 \ ap920t ap922_XA10 ap926ejs ap946es \
ap926ejs \ ap966 cp920t cp922_XA10 cp926ejs \
ap946es \ cp946es cp966 lpd7a400 mp2usb \
ap966 \ mx1ads mx1fs2 netstar omap1510inn \
cp920t \ omap1610h2 omap1610inn omap730p2 sbc2410x \
cp922_XA10 \ scb9328 smdk2400 smdk2410 trab \
cp926ejs \ VCMA9 versatile versatileab versatilepb \
cp946es \ voiceblue \
cp966 \
lpd7a400 \
mx1ads \
mx1fs2 \
netstar \
omap1510inn \
omap1610h2 \
omap1610inn \
omap5912osk \
omap730p2 \
sbc2410x \
scb9328 \
smdk2400 \
smdk2410 \
trab \
VCMA9 \
versatile \
versatileab \
versatilepb \
voiceblue \
davinci_dvevm \
davinci_schmoogie \
davinci_sffsdr \
davinci_sonata \
" "
######################################################################### #########################################################################
## ARM10 Systems ## ARM10 Systems
######################################################################### #########################################################################
LIST_ARM10=" \ LIST_ARM10=" \
integratorcp \ integratorcp cp1026 \
cp1026 \
" "
######################################################################### #########################################################################
## ARM11 Systems ## ARM11 Systems
######################################################################### #########################################################################
LIST_ARM11=" \ LIST_ARM11=" \
cp1136 \ cp1136 omap2420h4 \
omap2420h4 \
apollon \
imx31_litekit \
imx31_phycore \
mx31ads \
"
#########################################################################
## AT91 Systems
#########################################################################
LIST_at91=" \
at91cap9adk \
at91rm9200dk \
at91sam9260ek \
at91sam9261ek \
at91sam9263ek \
at91sam9rlek \
cmc_pu2 \
csb637 \
kb9202 \
mp2usb \
m501sk \
" "
######################################################################### #########################################################################
## Xscale Systems ## Xscale Systems
######################################################################### #########################################################################
LIST_pxa=" \ LIST_pxa=" \
cerf250 \ adsvix cerf250 cradle csb226 \
cradle \ delta innokom lubbock pleb2 \
csb226 \ pxa255_idp wepep250 xaeniax xm250 \
delta \ xsengine zylonite \
innokom \
lubbock \
pleb2 \
pxa255_idp \
wepep250 \
xaeniax \
xm250 \
xsengine \
zylonite \
" "
LIST_ixp=" \ LIST_ixp="ixdp425 ixdpg425 pdnb3"
actux1 \
actux2 \
actux3 \
actux4 \
ixdp425 \
ixdpg425 \
pdnb3 \
scpu \
"
#########################################################################
## ARM groups
#########################################################################
LIST_arm=" \ LIST_arm=" \
${LIST_SA} \ ${LIST_SA} \
${LIST_ARM7} \ ${LIST_ARM7} ${LIST_ARM9} ${LIST_ARM10} ${LIST_ARM11} \
${LIST_ARM9} \ ${LIST_pxa} ${LIST_ixp} \
${LIST_ARM10} \
${LIST_ARM11} \
${LIST_at91} \
${LIST_pxa} \
${LIST_ixp} \
" "
######################################################################### #########################################################################
## MIPS Systems (default = big endian) ## MIPS Systems (default = big endian)
######################################################################### #########################################################################
LIST_mips4kc=" \ LIST_mips4kc="incaip"
incaip \
qemu_mips \
"
LIST_mips5kc=" \ LIST_mips5kc="purple"
purple \
"
LIST_au1xx0=" \ LIST_au1xx0="dbau1000 dbau1100 dbau1500 dbau1550 dbau1550_el gth2"
dbau1000 \
dbau1100 \
dbau1500 \
dbau1550 \
dbau1550_el \
gth2 \
"
LIST_mips=" \ LIST_mips="${LIST_mips4kc} ${LIST_mips5kc} ${LIST_au1xx0}"
${LIST_mips4kc} \
${LIST_mips5kc} \
${LIST_au1xx0} \
"
######################################################################### #########################################################################
## MIPS Systems (little endian) ## MIPS Systems (little endian)
@ -617,56 +241,36 @@ LIST_mips4kc_el=""
LIST_mips5kc_el="" LIST_mips5kc_el=""
LIST_au1xx0_el=" \ LIST_au1xx0_el="dbau1550_el"
dbau1550_el \
pb1000 \
"
LIST_mips_el=" \ LIST_mips_el="${LIST_mips4kc_el} ${LIST_mips5kc_el} ${LIST_au1xx0_el}"
${LIST_mips4kc_el} \
${LIST_mips5kc_el} \
${LIST_au1xx0_el} \
"
######################################################################### #########################################################################
## i386 Systems ## i386 Systems
######################################################################### #########################################################################
LIST_I486=" \ LIST_I486="sc520_cdp sc520_spunk sc520_spunk_rel"
sc520_cdp \
sc520_spunk \
sc520_spunk_rel \
"
LIST_x86=" \ LIST_x86="${LIST_I486}"
${LIST_I486} \
"
######################################################################### #########################################################################
## NIOS Systems ## NIOS Systems
######################################################################### #########################################################################
LIST_nios=" \ LIST_nios=" \
ADNPESC1 \ ADNPESC1 ADNPESC1_base_32 \
ADNPESC1_base_32 \ ADNPESC1_DNPEVA2_base_32 \
ADNPESC1_DNPEVA2_base_32\ DK1C20 DK1C20_standard_32 \
DK1C20 \ DK1S10 DK1S10_standard_32 DK1S10_mtx_ldk_20 \
DK1C20_standard_32 \
DK1S10 \
DK1S10_standard_32 \
DK1S10_mtx_ldk_20 \
" "
######################################################################### #########################################################################
## Nios-II Systems ## Nios-II Systems
######################################################################### #########################################################################
LIST_nios2=" \ LIST_nios2=" \
EP1C20 \ EP1C20 EP1S10 EP1S40 \
EP1S10 \ PCI5441 PK1C20 \
EP1S40 \
PCI5441 \
PK1C20 \
" "
######################################################################### #########################################################################
@ -674,88 +278,19 @@ LIST_nios2=" \
######################################################################### #########################################################################
LIST_microblaze=" \ LIST_microblaze=" \
ml401 \ suzaku
suzaku \
xupv2p \
" "
######################################################################### #########################################################################
## ColdFire Systems ## ColdFire Systems
######################################################################### #########################################################################
LIST_coldfire=" \ LIST_coldfire=" \
cobra5272 \ cobra5272 EB+MCF-EV123 EB+MCF-EV123_internal \
EB+MCF-EV123 \ M5271EVB M5272C3 M5282EVB TASREG \
EB+MCF-EV123_internal \ r5200 M5271EVB \
idmr \
M52277EVB \
M5235EVB \
M5249EVB \
M5253EVBE \
M5271EVB \
M5272C3 \
M5275EVB \
M5282EVB \
M5329AFEE \
M5373EVB \
M54455EVB \
M5475AFE \
M5485AFE \
TASREG \
" "
#########################################################################
## AVR32 Systems
#########################################################################
LIST_avr32=" \
atstk1002 \
atstk1003 \
atstk1004 \
atstk1006 \
atngw100 \
"
#########################################################################
## Blackfin Systems
#########################################################################
LIST_blackfin=" \
bf533-ezkit \
bf533-stamp \
bf537-stamp \
bf561-ezkit \
"
#########################################################################
## SH Systems
#########################################################################
LIST_sh3=" \
mpr2 \
ms7720se \
"
LIST_sh4=" \
ms7750se \
ms7722se \
MigoR \
r7780mp \
r2dplus \
sh7763rdp \
"
LIST_sh=" \
${LIST_sh3} \
${LIST_sh4} \
"
#########################################################################
## SPARC Systems
#########################################################################
LIST_sparc="gr_xc3s_1500 gr_cpci_ax2000 gr_ep2s60 grsim grsim_leon2"
#----------------------------------------------------------------------- #-----------------------------------------------------------------------
#----- for now, just run PPC by default ----- #----- for now, just run PPC by default -----
@ -768,12 +303,8 @@ build_target() {
${MAKE} distclean >/dev/null ${MAKE} distclean >/dev/null
${MAKE} ${target}_config ${MAKE} ${target}_config
${MAKE} ${JOBS} all 2>&1 >LOG/$target.MAKELOG | tee LOG/$target.ERR
${MAKE} ${JOBS} all 2>&1 >${LOG_DIR}/$target.MAKELOG \ ${CROSS_COMPILE:-ppc_8xx-}size u-boot | tee -a LOG/$target.MAKELOG
| tee ${LOG_DIR}/$target.ERR
${CROSS_COMPILE}size ${BUILD_DIR}/u-boot \
| tee -a ${LOG_DIR}/$target.MAKELOG
} }
#----------------------------------------------------------------------- #-----------------------------------------------------------------------
@ -782,18 +313,13 @@ build_target() {
for arg in $@ for arg in $@
do do
case "$arg" in case "$arg" in
arm|SA|ARM7|ARM9|ARM10|ARM11|at91|ixp|pxa \ ppc|5xx|5xxx|8xx|8220|824x|8260|83xx|85xx|4xx|7xx|74xx| \
|avr32 \ arm|SA|ARM7|ARM9|ARM10|ARM11|pxa|ixp| \
|blackfin \ microblaze| \
|coldfire \ mips|mips_el| \
|microblaze \ nios|nios2| \
|mips|mips_el \ x86|I486| \
|nios|nios2 \ coldfire)
|ppc|5xx|5xxx|512x|8xx|8220|824x|8260|83xx|85xx|86xx|4xx|7xx|74xx|TSEC \
|sh|sh3|sh4 \
|sparc \
|x86|I486 \
)
for target in `eval echo '$LIST_'${arg}` for target in `eval echo '$LIST_'${arg}`
do do
build_target ${target} build_target ${target}

2638
Makefile

File diff suppressed because it is too large Load Diff

1196
README

File diff suppressed because it is too large Load Diff

View File

@ -21,4 +21,4 @@
# MA 02111-1307 USA # MA 02111-1307 USA
# #
PLATFORM_CPPFLAGS += -DCONFIG_ARM -D__ARM__ PLATFORM_CPPFLAGS += -DCONFIG_ARM -D__ARM__ -mapcs -mabi=apcs-gnu

View File

@ -21,19 +21,4 @@
# MA 02111-1307 USA # MA 02111-1307 USA
# #
CONFIG_BFIN_CPU := $(strip $(subst ",,$(CONFIG_BFIN_CPU))) PLATFORM_CPPFLAGS += -DCONFIG_BLACKFIN -D__blackfin__
CONFIG_BFIN_BOOT_MODE := $(strip $(subst ",,$(CONFIG_BFIN_BOOT_MODE)))
PLATFORM_RELFLAGS += -ffixed-P5
PLATFORM_CPPFLAGS += -DCONFIG_BLACKFIN
ifneq (,$(CONFIG_BFIN_CPU))
PLATFORM_RELFLAGS += -mcpu=$(CONFIG_BFIN_CPU)
endif
SYM_PREFIX = _
LDR_FLAGS += --use-vmas
ifneq (,$(findstring s,$(MAKEFLAGS)))
LDR_FLAGS += --quiet
endif

View File

@ -1,5 +1,5 @@
# #
# (C) Copyright 2003-2006 # (C) Copyright 2003
# Wolfgang Denk, DENX Software Engineering, wd@denx.de. # Wolfgang Denk, DENX Software Engineering, wd@denx.de.
# #
# See file CREDITS for list of people who contributed to this # See file CREDITS for list of people who contributed to this
@ -23,22 +23,18 @@
include $(TOPDIR)/config.mk include $(TOPDIR)/config.mk
LIB = $(obj)lib$(BOARD).a LIB = lib$(BOARD).a
COBJS = $(BOARD).o flash.o OBJS = $(BOARD).o flash.o
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c) $(LIB): .depend $(OBJS)
OBJS := $(addprefix $(obj),$(COBJS)) $(AR) crv $@ $(OBJS)
SOBJS := $(addprefix $(obj),$(SOBJS))
$(LIB): $(obj).depend $(OBJS)
$(AR) $(ARFLAGS) $@ $(OBJS)
######################################################################### #########################################################################
# defines $(obj).depend target .depend: Makefile $(SOBJS:.o=.S) $(OBJS:.o=.c)
include $(SRCTREE)/rules.mk $(CC) -M $(CFLAGS) $(SOBJS:.o=.S) $(OBJS:.o=.c) > $@
sinclude $(obj).depend sinclude .depend
######################################################################### #########################################################################

View File

@ -24,7 +24,7 @@
/* This is a board specific file. It's OK to include board specific /* This is a board specific file. It's OK to include board specific
* header files */ * header files */
#include <config.h> #include <asm/suzaku.h>
void do_reset(void) void do_reset(void)
{ {

View File

@ -61,7 +61,6 @@ SECTIONS
{ {
__bss_start = .; __bss_start = .;
*(.bss) *(.bss)
__bss_end = .; __bss_start = .;
} }
__end = . ;
} }

View File

@ -39,53 +39,53 @@ int checkboard (void)
return 0; return 0;
} }
phys_size_t initdram (int board_type) long int initdram (int board_type)
{ {
int size, i; int size,i;
size = 0; size = 0;
MCFSDRAMC_DCR = MCFSDRAMC_DCR_RTIM_6 MCFSDRAMC_DCR = MCFSDRAMC_DCR_RTIM_6
| MCFSDRAMC_DCR_RC ((15 * CFG_CLK) >> 4); | MCFSDRAMC_DCR_RC((15 * CFG_CLK)>>4);
#ifdef CFG_SDRAM_BASE0 #ifdef CFG_SDRAM_BASE0
MCFSDRAMC_DACR0 = MCFSDRAMC_DACR_BASE (CFG_SDRAM_BASE0) MCFSDRAMC_DACR0 = MCFSDRAMC_DACR_BASE(CFG_SDRAM_BASE0)
| MCFSDRAMC_DACR_CASL (1) | MCFSDRAMC_DACR_CASL(1)
| MCFSDRAMC_DACR_CBM (3) | MCFSDRAMC_DACR_CBM(3)
| MCFSDRAMC_DACR_PS_16; | MCFSDRAMC_DACR_PS_16);
MCFSDRAMC_DMR0 = MCFSDRAMC_DMR_BAM_16M | MCFSDRAMC_DMR_V; MCFSDRAMC_DMR0 = MCFSDRAMC_DMR_BAM_16M
| MCFSDRAMC_DMR_V;
MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_IP; MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_IP;
*(unsigned short *) (CFG_SDRAM_BASE0) = 0xA5A5; *(unsigned short *)(CFG_SDRAM_BASE0) = 0xA5A5;
MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_RE; MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_RE;
for (i = 0; i < 2000; i++) for (i=0; i < 2000; i++)
asm (" nop"); asm(" nop");
mbar_writeLong (MCFSDRAMC_DACR0, mbar_writeLong(MCFSDRAMC_DACR0, mbar_readLong(MCFSDRAMC_DACR0)
mbar_readLong (MCFSDRAMC_DACR0) | MCFSDRAMC_DACR_IMRS); | MCFSDRAMC_DACR_IMRS);
*(unsigned int *) (CFG_SDRAM_BASE0 + 0x220) = 0xA5A5; *(unsigned int *)(CFG_SDRAM_BASE0 + 0x220) = 0xA5A5;
size += CFG_SDRAM_SIZE * 1024 * 1024; size += CFG_SDRAM_SIZE * 1024 * 1024;
#endif #endif
#ifdef CFG_SDRAM_BASE1 #ifdef CFG_SDRAM_BASE1
MCFSDRAMC_DACR1 = MCFSDRAMC_DACR_BASE (CFG_SDRAM_BASE1) MCFSDRAMC_DACR1 = MCFSDRAMC_DACR_BASE(CFG_SDRAM_BASE1)
| MCFSDRAMC_DACR_CASL (1) | MCFSDRAMC_DACR_CASL(1)
| MCFSDRAMC_DACR_CBM (3) | MCFSDRAMC_DACR_CBM(3)
| MCFSDRAMC_DACR_PS_16; | MCFSDRAMC_DACR_PS_16;
MCFSDRAMC_DMR1 = MCFSDRAMC_DMR_BAM_16M | MCFSDRAMC_DMR_V; MCFSDRAMC_DMR1 = MCFSDRAMC_DMR_BAM_16M
| MCFSDRAMC_DMR_V;
MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_IP; MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_IP;
*(unsigned short *) (CFG_SDRAM_BASE1) = 0xA5A5; *(unsigned short *)(CFG_SDRAM_BASE1) = 0xA5A5;
MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_RE; MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_RE;
for (i=0; i < 2000; i++)
for (i = 0; i < 2000; i++) asm(" nop");
asm (" nop"); MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_IMRS;
*(unsigned int *)(CFG_SDRAM_BASE1 + 0x220) = 0xA5A5;
MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_IMRS; size += CFG_SDRAM_SIZE1 * 1024 * 1024;
*(unsigned int *) (CFG_SDRAM_BASE1 + 0x220) = 0xA5A5; #endif
size += CFG_SDRAM_SIZE1 * 1024 * 1024;
#endif
return size; return size;
} }

View File

@ -1,5 +1,5 @@
# #
# (C) Copyright 2000-2006 # (C) Copyright 2000-2003
# Wolfgang Denk, DENX Software Engineering, wd@denx.de. # Wolfgang Denk, DENX Software Engineering, wd@denx.de.
# #
# See file CREDITS for list of people who contributed to this # See file CREDITS for list of people who contributed to this
@ -23,22 +23,18 @@
include $(TOPDIR)/config.mk include $(TOPDIR)/config.mk
LIB = $(obj)lib$(BOARD).a LIB = lib$(BOARD).a
COBJS = $(BOARD).o cfm_flash.o flash.o VCxK.o mii.o OBJS = $(BOARD).o cfm_flash.o flash.o VCxK.o
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c) $(LIB): .depend $(OBJS)
OBJS := $(addprefix $(obj),$(COBJS)) $(AR) crv $@ $(OBJS)
SOBJS := $(addprefix $(obj),$(SOBJS))
$(LIB): $(obj).depend $(OBJS)
$(AR) $(ARFLAGS) $@ $(OBJS)
######################################################################### #########################################################################
# defines $(obj).depend target .depend: Makefile $(SOBJS:.o=.S) $(OBJS:.o=.c)
include $(SRCTREE)/rules.mk $(CC) -M $(CFLAGS) $(SOBJS:.o=.S) $(OBJS:.o=.c) > $@
sinclude $(obj).depend sinclude .depend
######################################################################### #########################################################################

View File

@ -66,7 +66,7 @@ int init_vcxk(void)
return 1; return 1;
} }
void vcxk_loadimage(ulong source) void vcxk_loadimage(ulong source)
{ {
int cnt; int cnt;
vcxk_acknowledge_wait(); vcxk_acknowledge_wait();

View File

@ -25,24 +25,24 @@
#define __VCXK_H_ #define __VCXK_H_
extern int init_vcxk(void); extern int init_vcxk(void);
void vcxk_loadimage(ulong source); void vcxk_loadimage(ulong source);
#define VIDEO_ACKNOWLEDGE_PORT MCFGPTB_GPTPORT #define VIDEO_ACKNOWLEDGE_PORT MCFGPTB_GPTPORT
#define VIDEO_ACKNOWLEDGE_DDR MCFGPTB_GPTDDR #define VIDEO_ACKNOWLEDGE_DDR MCFGPTB_GPTDDR
#define VIDEO_ACKNOWLEDGE_PIN 0x0001 #define VIDEO_ACKNOWLEDGE_PIN 0x0001
#define VIDEO_ENABLE_PORT MCFGPTB_GPTPORT #define VIDEO_ENABLE_PORT MCFGPTB_GPTPORT
#define VIDEO_ENABLE_DDR MCFGPTB_GPTDDR #define VIDEO_ENABLE_DDR MCFGPTB_GPTDDR
#define VIDEO_ENABLE_PIN 0x0002 #define VIDEO_ENABLE_PIN 0x0002
#define VIDEO_REQUEST_PORT MCFGPTB_GPTPORT #define VIDEO_REQUEST_PORT MCFGPTB_GPTPORT
#define VIDEO_REQUEST_DDR MCFGPTB_GPTDDR #define VIDEO_REQUEST_DDR MCFGPTB_GPTDDR
#define VIDEO_REQUEST_PIN 0x0004 #define VIDEO_REQUEST_PIN 0x0004
#define VIDEO_Invert_CFG MCFGPIO_PEPAR #define VIDEO_Invert_CFG MCFGPIO_PEPAR
#define VIDEO_Invert_IO MCFGPIO_PEPAR_PEPA2 #define VIDEO_Invert_IO MCFGPIO_PEPAR_PEPA2
#define VIDEO_INVERT_PORT MCFGPIO_PORTE #define VIDEO_INVERT_PORT MCFGPIO_PORTE
#define VIDEO_INVERT_DDR MCFGPIO_DDRE #define VIDEO_INVERT_DDR MCFGPIO_DDRE
#define VIDEO_INVERT_PIN MCFGPIO_PORT2 #define VIDEO_INVERT_PIN MCFGPIO_PORT2
#endif #endif

View File

@ -60,7 +60,7 @@ void cfm_flash_init (flash_info_t * info)
MCFCFM_MCR = 0; MCFCFM_MCR = 0;
MCFCFM_CLKD = CFM_CLK; MCFCFM_CLKD = CFM_CLK;
debug ("CFM Clock divider: %ld (%d Hz @ %ld Hz)\n",CFM_CLK,\ debug ("CFM Clock divider: %ld (%d Hz @ %ld Hz)\n",CFM_CLK,\
CFG_CLK / (2* ((CFM_CLK & 0x3F)+1) * (1+((CFM_CLK & 0x40)>>6)*7)),\ CFG_CLK / (2* ((CFM_CLK & 0x3F)+1) * (1+((CFM_CLK & 0x40)>>6)*7)),\
CFG_CLK); CFG_CLK);
MCFCFM_SACC = 0; MCFCFM_SACC = 0;
MCFCFM_DACC = 0; MCFCFM_DACC = 0;
@ -173,7 +173,7 @@ int cfm_flash_write_buff (flash_info_t * info, uchar * src, ulong addr, ulong cn
dest = cmf_backdoor_address(addr); dest = cmf_backdoor_address(addr);
while ((cnt>=4) && (rc == ERR_OK)) while ((cnt>=4) && (rc == ERR_OK))
{ {
data = *((volatile u32 *) src); data =*((volatile u32 *) src);
*(volatile u32*) dest = data; *(volatile u32*) dest = data;
MCFCFM_CMD = MCFCFM_CMD_PGM; MCFCFM_CMD = MCFCFM_CMD_PGM;
MCFCFM_USTAT = MCFCFM_USTAT_CBEIF; MCFCFM_USTAT = MCFCFM_USTAT_CBEIF;

View File

@ -22,7 +22,7 @@
# MA 02111-1307 USA # MA 02111-1307 USA
# #
sinclude $(OBJTREE)/board/$(BOARDDIR)/textbase.mk sinclude $(TOPDIR)/board/$(BOARDDIR)/textbase.mk
ifndef TEXT_BASE ifndef TEXT_BASE
TEXT_BASE = 0xFE000000 TEXT_BASE = 0xFE000000
endif endif

View File

@ -256,7 +256,7 @@ int flash_erase (flash_info_t * info, int s_first, int s_last)
enable_interrupts (); enable_interrupts ();
if (cflag) if (cflag)
icache_enable (); icache_enable ();
return rc; return rc;
} }
@ -348,7 +348,7 @@ int amd_flash_write_buff(flash_info_t * info, uchar * src, ulong addr, ulong cnt
dest = addr; dest = addr;
while ((cnt>=2) && (rc == ERR_OK)) while ((cnt>=2) && (rc == ERR_OK))
{ {
data = *((volatile u16 *) src); data =*((volatile u16 *) src);
rc=amd_write_word (info,dest,data); rc=amd_write_word (info,dest,data);
src +=2; src +=2;
dest +=2; dest +=2;

View File

@ -1 +1 @@
TEXT_BASE = 0xFFE00000 TEXT_BASE = 0xF0000000

View File

@ -22,6 +22,7 @@
*/ */
OUTPUT_ARCH(m68k) OUTPUT_ARCH(m68k)
SEARCH_DIR(/lib); SEARCH_DIR(/usr/lib); SEARCH_DIR(/usr/local/lib);
/* Do we need any of these for elf? /* Do we need any of these for elf?
__DYNAMIC = 0; */ __DYNAMIC = 0; */
SECTIONS SECTIONS
@ -33,11 +34,11 @@ SECTIONS
.dynsym : { *(.dynsym) } .dynsym : { *(.dynsym) }
.dynstr : { *(.dynstr) } .dynstr : { *(.dynstr) }
.rel.text : { *(.rel.text) } .rel.text : { *(.rel.text) }
.rela.text : { *(.rela.text) } .rela.text : { *(.rela.text) }
.rel.data : { *(.rel.data) } .rel.data : { *(.rel.data) }
.rela.data : { *(.rela.data) } .rela.data : { *(.rela.data) }
.rel.rodata : { *(.rel.rodata) } .rel.rodata : { *(.rel.rodata) }
.rela.rodata : { *(.rela.rodata) } .rela.rodata : { *(.rela.rodata) }
.rel.got : { *(.rel.got) } .rel.got : { *(.rel.got) }
.rela.got : { *(.rela.got) } .rela.got : { *(.rela.got) }
.rel.ctors : { *(.rel.ctors) } .rel.ctors : { *(.rel.ctors) }
@ -125,7 +126,7 @@ SECTIONS
__init_end = .; __init_end = .;
__bss_start = .; __bss_start = .;
.bss (NOLOAD) : .bss :
{ {
_sbss = .; _sbss = .;
*(.sbss) *(.scommon) *(.sbss) *(.scommon)

View File

@ -4,9 +4,6 @@
# Copyright (C) 2000, 2001, 2002, 2003 # Copyright (C) 2000, 2001, 2002, 2003
# The LEOX team <team@leox.org>, http://www.leox.org # The LEOX team <team@leox.org>, http://www.leox.org
# #
# (C) Copyright 2006
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
#
# LEOX.org is about the development of free hardware and software resources # LEOX.org is about the development of free hardware and software resources
# for system on chip. # for system on chip.
# #
@ -34,22 +31,18 @@
include $(TOPDIR)/config.mk include $(TOPDIR)/config.mk
LIB = $(obj)lib$(BOARD).a LIB = lib$(BOARD).a
COBJS = $(BOARD).o flash.o OBJS = $(BOARD).o flash.o
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c) $(LIB): .depend $(OBJS)
OBJS := $(addprefix $(obj),$(COBJS)) $(AR) crv $@ $(OBJS)
SOBJS := $(addprefix $(obj),$(SOBJS))
$(LIB): $(obj).depend $(OBJS)
$(AR) $(ARFLAGS) $@ $(OBJS)
######################################################################### #########################################################################
# defines $(obj).depend target .depend: Makefile $(SOBJS:.o=.S) $(OBJS:.o=.c)
include $(SRCTREE)/rules.mk $(CC) -M $(CFLAGS) $(SOBJS:.o=.S) $(OBJS:.o=.c) > $@
sinclude $(obj).depend sinclude .depend
######################################################################### #########################################################################

View File

@ -35,7 +35,7 @@
** ------ ** ------
** int board_early_init_f(void) ** int board_early_init_f(void)
** int checkboard(void) ** int checkboard(void)
** phys_size_t initdram(int board_type) ** long int initdram(int board_type)
** called from 'board_init_f()' into 'common/board.c' ** called from 'board_init_f()' into 'common/board.c'
** **
** void reset_phy(void) ** void reset_phy(void)
@ -179,7 +179,7 @@ int checkboard (void)
/* ------------------------------------------------------------------------- */ /* ------------------------------------------------------------------------- */
phys_size_t initdram (int board_type) long int initdram (int board_type)
{ {
volatile immap_t *immap = (immap_t *) CFG_IMMR; volatile immap_t *immap = (immap_t *) CFG_IMMR;
volatile memctl8xx_t *memctl = &immap->im_memctl; volatile memctl8xx_t *memctl = &immap->im_memctl;

View File

@ -31,6 +31,7 @@
*/ */
OUTPUT_ARCH(powerpc) OUTPUT_ARCH(powerpc)
SEARCH_DIR(/lib); SEARCH_DIR(/usr/lib); SEARCH_DIR(/usr/local/lib); SEARCH_DIR(/usr/local/powerpc-any-elf/lib);
/* Do we need any of these for elf? /* Do we need any of these for elf?
__DYNAMIC = 0; */ __DYNAMIC = 0; */
SECTIONS SECTIONS
@ -42,11 +43,11 @@ SECTIONS
.dynsym : { *(.dynsym) } .dynsym : { *(.dynsym) }
.dynstr : { *(.dynstr) } .dynstr : { *(.dynstr) }
.rel.text : { *(.rel.text) } .rel.text : { *(.rel.text) }
.rela.text : { *(.rela.text) } .rela.text : { *(.rela.text) }
.rel.data : { *(.rel.data) } .rel.data : { *(.rel.data) }
.rela.data : { *(.rela.data) } .rela.data : { *(.rela.data) }
.rel.rodata : { *(.rel.rodata) } .rel.rodata : { *(.rel.rodata) }
.rela.rodata : { *(.rela.rodata) } .rela.rodata : { *(.rela.rodata) }
.rel.got : { *(.rel.got) } .rel.got : { *(.rel.got) }
.rela.got : { *(.rela.got) } .rela.got : { *(.rela.got) }
.rel.ctors : { *(.rel.ctors) } .rel.ctors : { *(.rel.ctors) }
@ -141,7 +142,7 @@ SECTIONS
__init_end = .; __init_end = .;
__bss_start = .; __bss_start = .;
.bss (NOLOAD) : .bss :
{ {
*(.sbss) *(.scommon) *(.sbss) *(.scommon)
*(.dynbss) *(.dynbss)

View File

@ -31,6 +31,7 @@
*/ */
OUTPUT_ARCH(powerpc) OUTPUT_ARCH(powerpc)
SEARCH_DIR(/lib); SEARCH_DIR(/usr/lib); SEARCH_DIR(/usr/local/lib); SEARCH_DIR(/usr/local/powerpc-any-elf/lib);
/* Do we need any of these for elf? /* Do we need any of these for elf?
__DYNAMIC = 0; */ __DYNAMIC = 0; */
SECTIONS SECTIONS
@ -42,11 +43,11 @@ SECTIONS
.dynsym : { *(.dynsym) } .dynsym : { *(.dynsym) }
.dynstr : { *(.dynstr) } .dynstr : { *(.dynstr) }
.rel.text : { *(.rel.text) } .rel.text : { *(.rel.text) }
.rela.text : { *(.rela.text) } .rela.text : { *(.rela.text) }
.rel.data : { *(.rel.data) } .rel.data : { *(.rel.data) }
.rela.data : { *(.rela.data) } .rela.data : { *(.rela.data) }
.rel.rodata : { *(.rel.rodata) } .rel.rodata : { *(.rel.rodata) }
.rela.rodata : { *(.rela.rodata) } .rela.rodata : { *(.rela.rodata) }
.rel.got : { *(.rel.got) } .rel.got : { *(.rel.got) }
.rela.got : { *(.rela.got) } .rela.got : { *(.rela.got) }
.rel.ctors : { *(.rel.ctors) } .rel.ctors : { *(.rel.ctors) }

View File

@ -14,7 +14,7 @@
* *
* This program is distributed in the hope that it will be useful, * This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of * but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details. * GNU General Public License for more details.
* *
* You should have received a copy of the GNU General Public License * You should have received a copy of the GNU General Public License
@ -30,49 +30,49 @@
#include "memio.h" #include "memio.h"
#include "via686.h" #include "via686.h"
__asm__(" .globl send_kb \n " __asm(" .globl send_kb \n
"send_kb: \n " send_kb: \n
" lis r9, 0xfe00 \n " lis r9, 0xfe00 \n
" \n " \n
" li r4, 0x10 # retries \n " li r4, 0x10 # retries \n
" mtctr r4 \n " mtctr r4 \n
" \n " \n
"idle: \n " idle: \n
" lbz r4, 0x64(r9) \n " lbz r4, 0x64(r9) \n
" andi. r4, r4, 0x02 \n " andi. r4, r4, 0x02 \n
" bne idle \n " bne idle \n
\n
"ready: \n " ready: \n
" stb r3, 0x60(r9) \n " stb r3, 0x60(r9) \n
" \n " \n
"check: \n " check: \n
" lbz r4, 0x64(r9) \n " lbz r4, 0x64(r9) \n
" andi. r4, r4, 0x01 \n " andi. r4, r4, 0x01 \n
" beq check \n " beq check \n
" \n " \n
" lbz r4, 0x60(r9) \n " lbz r4, 0x60(r9) \n
" cmpwi r4, 0xfa \n " cmpwi r4, 0xfa \n
" beq done \n " beq done \n
\n
" bdnz idle \n " bdnz idle \n
\n
" li r3, 0 \n " li r3, 0 \n
" blr \n " blr \n
\n
"done: \n " done: \n
" li r3, 1 \n " li r3, 1 \n
" blr \n " blr \n
\n
".globl test_kb \n " .globl test_kb \n
"test_kb: \n " test_kb: \n
" mflr r10 \n " mflr r10 \n
" li r3, 0xed \n " li r3, 0xed \n
" bl send_kb \n " bl send_kb \n
" li r3, 0x01 \n " li r3, 0x01 \n
" bl send_kb \n " bl send_kb \n
" mtlr r10 \n " mtlr r10 \n
" blr \n " blr \n
); ");
int checkboard (void) int checkboard (void)
@ -81,7 +81,7 @@ int checkboard (void)
return 0; return 0;
} }
phys_size_t initdram (int board_type) long initdram (int board_type)
{ {
return articiaS_ram_init (); return articiaS_ram_init ();
} }

View File

@ -1,5 +1,5 @@
# #
# (C) Copyright 2002-2006 # (C) Copyright 2002
# Wolfgang Denk, DENX Software Engineering, wd@denx.de. # Wolfgang Denk, DENX Software Engineering, wd@denx.de.
# #
# See file CREDITS for list of people who contributed to this # See file CREDITS for list of people who contributed to this
@ -22,42 +22,35 @@
# #
include $(TOPDIR)/config.mk include $(TOPDIR)/config.mk
ifneq ($(OBJTREE),$(SRCTREE))
$(shell mkdir -p $(obj)../menu)
$(shell mkdir -p $(obj)../bios_emulator)
endif
LIB = $(obj)lib$(BOARD).a LIB = lib$(BOARD).a
COBJS = $(BOARD).o articiaS.o flash.o serial.o smbus.o articiaS_pci.o \ COBJS = $(BOARD).o articiaS.o flash.o serial.o smbus.o articiaS_pci.o \
via686.o i8259.o ../bios_emulator/x86interface.o \ via686.o i8259.o ../bios_emulator/x86interface.o \
../bios_emulator/bios.o ../bios_emulator/glue.o \ ../bios_emulator/bios.o ../bios_emulator/glue.o \
interrupts.o ps2kbd.o video.o usb_uhci.o enet.o \ interrupts.o ps2kbd.o video.o usb_uhci.o enet.o \
../menu/cmd_menu.o cmd_boota.o nvram.o ../menu/cmd_menu.o cmd_boota.o nvram.o
SOBJS = board_asm_init.o memio.o AOBJS = board_asm_init.o memio.o
OBJS = $(COBJS) $(AOBJS)
EMUDIR = ../bios_emulator/scitech/src/x86emu/ EMUDIR = ../bios_emulator/scitech/src/x86emu/
EMUOBJ = $(EMUDIR)decode.o $(EMUDIR)ops2.o $(EMUDIR)fpu.o $(EMUDIR)prim_ops.o \ EMUOBJ = $(EMUDIR)decode.o $(EMUDIR)ops2.o $(EMUDIR)fpu.o $(EMUDIR)prim_ops.o \
$(EMUDIR)ops.o $(EMUDIR)sys.o $(EMUDIR)ops.o $(EMUDIR)sys.o
EMUSRC = $(EMUOBJ:.o=.c) EMUSRC = $(EMUOBJ:.o=.c)
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c) $(LIB): .depend $(OBJS) $(EMUSRC)
OBJS := $(addprefix $(obj),$(COBJS)) make libx86emu.a -C ../bios_emulator/scitech/src/x86emu -f makefile.uboot CROSS_COMPILE=$(CROSS_COMPILE)
SOBJS := $(addprefix $(obj),$(SOBJS))
EMUOBJ := $(addprefix $(obj),$(EMUOBJ))
$(LIB): $(obj).depend $(OBJS) $(SOBJS) $(EMUSRC)
make $(obj)libx86emu.a -C ../bios_emulator/scitech/src/x86emu -f makefile.uboot CROSS_COMPILE=$(CROSS_COMPILE)
-rm $(LIB) -rm $(LIB)
$(AR) $(ARFLAGS) $@ $(OBJS) $(SOBJS) $(EMUOBJ) $(AR) crv $@ $(OBJS) $(EMUOBJ)
######################################################################### #########################################################################
# defines $(obj).depend target .depend: Makefile $(AOBJS:.o=.S) $(COBJS:.o=.c)
include $(SRCTREE)/rules.mk $(CC) -M $(CFLAGS) $(AOBJS:.o=.S) $(COBJS:.o=.c) > $@
sinclude $(obj).depend sinclude .depend
######################################################################### #########################################################################

View File

@ -368,11 +368,11 @@ void articiaS_pci_init (void)
if (articiaS_init_vga() == -1) if (articiaS_init_vga() == -1)
{ {
/* If the VGA didn't init and we have stdout set to VGA, reset to serial */ /* If the VGA didn't init and we have stdout set to VGA, reset to serial */
/* s = getenv("stdout"); */ /* s = getenv("stdout"); */
/* if (s && strcmp(s, "vga") == 0) */ /* if (s && strcmp(s, "vga") == 0) */
/* { */ /* { */
/* setenv("stdout", "serial"); */ /* setenv("stdout", "serial"); */
/* } */ /* } */
} }
} }
pci_write_config_byte(PCI_BDF(0,1,0), PCI_INTERRUPT_LINE, 0xFF); pci_write_config_byte(PCI_BDF(0,1,0), PCI_INTERRUPT_LINE, 0xFF);

View File

@ -119,7 +119,7 @@ int do_boota (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
return 0; return 0;
} }
#if defined(CONFIG_AMIGAONEG3SE) && defined(CONFIG_CMD_BSP) #if defined(CONFIG_AMIGAONEG3SE) && (CONFIG_COMMANDS & CFG_CMD_BSP)
U_BOOT_CMD( U_BOOT_CMD(
boota, 3, 1, do_boota, boota, 3, 1, do_boota,
"boota - boot an Amiga kernel\n", "boota - boot an Amiga kernel\n",

File diff suppressed because it is too large Load Diff

View File

@ -176,9 +176,9 @@ external_interrupt(struct pt_regs *regs)
else { else {
PRINTF ("\nBogus External Interrupt IRQ %d\n", irq); PRINTF ("\nBogus External Interrupt IRQ %d\n", irq);
/* /*
* turn off the bogus interrupt, otherwise it * turn off the bogus interrupt, otherwise it
* might repeat forever * might repeat forever
*/ */
unmask = 0; unmask = 0;
} }

View File

@ -58,7 +58,7 @@ void i8259_unmask_irq(unsigned int irq);
#define KBD_STAT_KOBF 0x01 #define KBD_STAT_KOBF 0x01
#define KBD_STAT_IBF 0x02 #define KBD_STAT_IBF 0x02
#define KBD_STAT_SYS 0x04 #define KBD_STAT_SYS 0x04
#define KBD_STAT_CD 0x08 #define KBD_STAT_CD 0x08
#define KBD_STAT_LOCK 0x10 #define KBD_STAT_LOCK 0x10
#define KBD_STAT_MOBF 0x20 #define KBD_STAT_MOBF 0x20
#define KBD_STAT_TI_OUT 0x40 #define KBD_STAT_TI_OUT 0x40
@ -71,50 +71,50 @@ void i8259_unmask_irq(unsigned int irq);
* Keyboard Controller Commands * Keyboard Controller Commands
*/ */
#define KBD_CCMD_READ_MODE 0x20 /* Read mode bits */ #define KBD_CCMD_READ_MODE 0x20 /* Read mode bits */
#define KBD_CCMD_WRITE_MODE 0x60 /* Write mode bits */ #define KBD_CCMD_WRITE_MODE 0x60 /* Write mode bits */
#define KBD_CCMD_GET_VERSION 0xA1 /* Get controller version */ #define KBD_CCMD_GET_VERSION 0xA1 /* Get controller version */
#define KBD_CCMD_MOUSE_DISABLE 0xA7 /* Disable mouse interface */ #define KBD_CCMD_MOUSE_DISABLE 0xA7 /* Disable mouse interface */
#define KBD_CCMD_MOUSE_ENABLE 0xA8 /* Enable mouse interface */ #define KBD_CCMD_MOUSE_ENABLE 0xA8 /* Enable mouse interface */
#define KBD_CCMD_TEST_MOUSE 0xA9 /* Mouse interface test */ #define KBD_CCMD_TEST_MOUSE 0xA9 /* Mouse interface test */
#define KBD_CCMD_SELF_TEST 0xAA /* Controller self test */ #define KBD_CCMD_SELF_TEST 0xAA /* Controller self test */
#define KBD_CCMD_KBD_TEST 0xAB /* Keyboard interface test */ #define KBD_CCMD_KBD_TEST 0xAB /* Keyboard interface test */
#define KBD_CCMD_KBD_DISABLE 0xAD /* Keyboard interface disable */ #define KBD_CCMD_KBD_DISABLE 0xAD /* Keyboard interface disable */
#define KBD_CCMD_KBD_ENABLE 0xAE /* Keyboard interface enable */ #define KBD_CCMD_KBD_ENABLE 0xAE /* Keyboard interface enable */
#define KBD_CCMD_WRITE_AUX_OBUF 0xD3 /* Write to output buffer as if #define KBD_CCMD_WRITE_AUX_OBUF 0xD3 /* Write to output buffer as if
initiated by the auxiliary device */ initiated by the auxiliary device */
#define KBD_CCMD_WRITE_MOUSE 0xD4 /* Write the following byte to the mouse */ #define KBD_CCMD_WRITE_MOUSE 0xD4 /* Write the following byte to the mouse */
/* /*
* Keyboard Commands * Keyboard Commands
*/ */
#define KBD_CMD_SET_LEDS 0xED /* Set keyboard leds */ #define KBD_CMD_SET_LEDS 0xED /* Set keyboard leds */
#define KBD_CMD_SET_RATE 0xF3 /* Set typematic rate */ #define KBD_CMD_SET_RATE 0xF3 /* Set typematic rate */
#define KBD_CMD_ENABLE 0xF4 /* Enable scanning */ #define KBD_CMD_ENABLE 0xF4 /* Enable scanning */
#define KBD_CMD_DISABLE 0xF5 /* Disable scanning */ #define KBD_CMD_DISABLE 0xF5 /* Disable scanning */
#define KBD_CMD_RESET 0xFF /* Reset */ #define KBD_CMD_RESET 0xFF /* Reset */
/* /*
* Keyboard Replies * Keyboard Replies
*/ */
#define KBD_REPLY_POR 0xAA /* Power on reset */ #define KBD_REPLY_POR 0xAA /* Power on reset */
#define KBD_REPLY_ACK 0xFA /* Command ACK */ #define KBD_REPLY_ACK 0xFA /* Command ACK */
#define KBD_REPLY_RESEND 0xFE /* Command NACK, send the cmd again */ #define KBD_REPLY_RESEND 0xFE /* Command NACK, send the cmd again */
/* /*
* Status Register Bits * Status Register Bits
*/ */
#define KBD_STAT_OBF 0x01 /* Keyboard output buffer full */ #define KBD_STAT_OBF 0x01 /* Keyboard output buffer full */
#define KBD_STAT_IBF 0x02 /* Keyboard input buffer full */ #define KBD_STAT_IBF 0x02 /* Keyboard input buffer full */
#define KBD_STAT_SELFTEST 0x04 /* Self test successful */ #define KBD_STAT_SELFTEST 0x04 /* Self test successful */
#define KBD_STAT_CMD 0x08 /* Last write was a command write (0=data) */ #define KBD_STAT_CMD 0x08 /* Last write was a command write (0=data) */
#define KBD_STAT_UNLOCKED 0x10 /* Zero if keyboard locked */ #define KBD_STAT_UNLOCKED 0x10 /* Zero if keyboard locked */
#define KBD_STAT_MOUSE_OBF 0x20 /* Mouse output buffer full */ #define KBD_STAT_MOUSE_OBF 0x20 /* Mouse output buffer full */
#define KBD_STAT_GTO 0x40 /* General receive/xmit timeout */ #define KBD_STAT_GTO 0x40 /* General receive/xmit timeout */
#define KBD_STAT_PERR 0x80 /* Parity error */ #define KBD_STAT_PERR 0x80 /* Parity error */
#define AUX_STAT_OBF (KBD_STAT_OBF | KBD_STAT_MOUSE_OBF) #define AUX_STAT_OBF (KBD_STAT_OBF | KBD_STAT_MOUSE_OBF)
@ -122,24 +122,24 @@ void i8259_unmask_irq(unsigned int irq);
* Controller Mode Register Bits * Controller Mode Register Bits
*/ */
#define KBD_MODE_KBD_INT 0x01 /* Keyboard data generate IRQ1 */ #define KBD_MODE_KBD_INT 0x01 /* Keyboard data generate IRQ1 */
#define KBD_MODE_MOUSE_INT 0x02 /* Mouse data generate IRQ12 */ #define KBD_MODE_MOUSE_INT 0x02 /* Mouse data generate IRQ12 */
#define KBD_MODE_SYS 0x04 /* The system flag (?) */ #define KBD_MODE_SYS 0x04 /* The system flag (?) */
#define KBD_MODE_NO_KEYLOCK 0x08 /* The keylock doesn't affect the keyboard if set */ #define KBD_MODE_NO_KEYLOCK 0x08 /* The keylock doesn't affect the keyboard if set */
#define KBD_MODE_DISABLE_KBD 0x10 /* Disable keyboard interface */ #define KBD_MODE_DISABLE_KBD 0x10 /* Disable keyboard interface */
#define KBD_MODE_DISABLE_MOUSE 0x20 /* Disable mouse interface */ #define KBD_MODE_DISABLE_MOUSE 0x20 /* Disable mouse interface */
#define KBD_MODE_KCC 0x40 /* Scan code conversion to PC format */ #define KBD_MODE_KCC 0x40 /* Scan code conversion to PC format */
#define KBD_MODE_RFU 0x80 #define KBD_MODE_RFU 0x80
#define KDB_DATA_PORT 0x60 #define KDB_DATA_PORT 0x60
#define KDB_COMMAND_PORT 0x64 #define KDB_COMMAND_PORT 0x64
#define LED_SCR 0x01 /* scroll lock led */ #define LED_SCR 0x01 /* scroll lock led */
#define LED_CAP 0x04 /* caps lock led */ #define LED_CAP 0x04 /* caps lock led */
#define LED_NUM 0x02 /* num lock led */ #define LED_NUM 0x02 /* num lock led */
#define KBD_BUFFER_LEN 0x20 /* size of the keyboardbuffer */ #define KBD_BUFFER_LEN 0x20 /* size of the keyboardbuffer */
static volatile char kbd_buffer[KBD_BUFFER_LEN]; static volatile char kbd_buffer[KBD_BUFFER_LEN];
@ -194,22 +194,21 @@ static unsigned char kbd_ctrl_xlate[] = {
* Init * Init
******************************************************************/ ******************************************************************/
int isa_kbd_init (void) int isa_kbd_init(void)
{ {
char *result; char* result;
result=kbd_initialize();
result = kbd_initialize (); if (result != NULL)
if (result != NULL) { {
result = kbd_initialize (); result = kbd_initialize();
} }
if (result == NULL) { if(result==NULL) {
printf ("AT Keyboard initialized\n"); printf("AT Keyboard initialized\n");
irq_install_handler (KBD_INTERRUPT, irq_install_handler(KBD_INTERRUPT, (interrupt_handler_t *)kbd_interrupt, NULL);
(interrupt_handler_t *) kbd_interrupt,
NULL);
return (1); return (1);
} else { }
printf ("%s\n", result); else {
printf("%s\n",result);
return (-1); return (-1);
} }
} }
@ -226,20 +225,20 @@ int overwrite_console (void)
int drv_isa_kbd_init (void) int drv_isa_kbd_init (void)
{ {
int error; int error;
device_t kbddev ; device_t kbddev ;
char *stdinname = getenv ("stdin"); char *stdinname = getenv ("stdin");
if(isa_kbd_init() == -1) if(isa_kbd_init()==-1)
return -1; return -1;
memset (&kbddev, 0, sizeof(kbddev)); memset (&kbddev, 0, sizeof(kbddev));
strcpy(kbddev.name, DEVNAME); strcpy(kbddev.name, DEVNAME);
kbddev.flags = DEV_FLAGS_INPUT | DEV_FLAGS_SYSTEM; kbddev.flags = DEV_FLAGS_INPUT | DEV_FLAGS_SYSTEM;
kbddev.putc = NULL ; kbddev.putc = NULL ;
kbddev.puts = NULL ; kbddev.puts = NULL ;
kbddev.getc = kbd_getc ; kbddev.getc = kbd_getc ;
kbddev.tstc = kbd_testc ; kbddev.tstc = kbd_testc ;
error = device_register (&kbddev); error = device_register (&kbddev);
if(error==0) { if(error==0) {
/* check if this is the standard input device */ /* check if this is the standard input device */
if(strcmp(stdinname,DEVNAME)==0) { if(strcmp(stdinname,DEVNAME)==0) {
@ -302,6 +301,7 @@ int kbd_getc(void)
} }
/* set LEDs */ /* set LEDs */
void kbd_set_leds(void) void kbd_set_leds(void)
@ -322,139 +322,140 @@ void kbd_set_leds(void)
kbd_send_data(leds); kbd_send_data(leds);
} }
void handle_keyboard_event (unsigned char scancode)
void handle_keyboard_event(unsigned char scancode)
{ {
unsigned char keycode; unsigned char keycode;
/* Convert scancode to keycode */ /* Convert scancode to keycode */
PRINTF ("scancode %x\n", scancode); PRINTF("scancode %x\n",scancode);
if (scancode == 0xe0) { if(scancode==0xe0) {
e0 = 1; /* special charakters */ e0=1; /* special charakters */
return; return;
} }
if (e0 == 1) { if(e0==1) {
e0 = 0; /* delete flag */ e0=0; /* delete flag */
if (!(((scancode & 0x7F) == 0x38) || /* the right ctrl key */ if(!( ((scancode&0x7F)==0x38)|| /* the right ctrl key */
((scancode & 0x7F) == 0x1D) || /* the right alt key */ ((scancode&0x7F)==0x1D)|| /* the right alt key */
((scancode & 0x7F) == 0x35) || /* the right '/' key */ ((scancode&0x7F)==0x35)|| /* the right '/' key */
((scancode & 0x7F) == 0x1C) || /* the right enter key */ ((scancode&0x7F)==0x1C)|| /* the right enter key */
((scancode) == 0x48) || /* arrow up */ ((scancode)==0x48)|| /* arrow up */
((scancode) == 0x50) || /* arrow down */ ((scancode)==0x50)|| /* arrow down */
((scancode) == 0x4b) || /* arrow left */ ((scancode)==0x4b)|| /* arrow left */
((scancode) == 0x4d))) ((scancode)==0x4d))) /* arrow right */
/* arrow right */
/* we swallow unknown e0 codes */ /* we swallow unknown e0 codes */
return; return;
} }
/* special cntrl keys */ /* special cntrl keys */
switch (scancode) { switch(scancode)
{
case 0x48: case 0x48:
kbd_put_queue (27); kbd_put_queue(27);
kbd_put_queue (91); kbd_put_queue(91);
kbd_put_queue ('A'); kbd_put_queue('A');
return; return;
case 0x50: case 0x50:
kbd_put_queue (27); kbd_put_queue(27);
kbd_put_queue (91); kbd_put_queue(91);
kbd_put_queue ('B'); kbd_put_queue('B');
return; return;
case 0x4b: case 0x4b:
kbd_put_queue (27); kbd_put_queue(27);
kbd_put_queue (91); kbd_put_queue(91);
kbd_put_queue ('D'); kbd_put_queue('D');
return; return;
case 0x4D: case 0x4D:
kbd_put_queue (27); kbd_put_queue(27);
kbd_put_queue (91); kbd_put_queue(91);
kbd_put_queue ('C'); kbd_put_queue('C');
return; return;
case 0x58: /* F12 key */ case 0x58: /* F12 key */
if (ctrl == 1) { if (ctrl == 1)
extern int console_changed; {
extern int console_changed;
setenv ("stdin", DEVNAME); setenv("stdin", DEVNAME);
setenv ("stdout", "vga"); setenv("stdout", "vga");
console_changed = 1; console_changed = 1;
} }
return; return;
case 0x2A: case 0x2A:
case 0x36: /* shift pressed */ case 0x36: /* shift pressed */
shift = 1; shift=1;
return; /* do nothing else */ return; /* do nothing else */
case 0xAA: case 0xAA:
case 0xB6: /* shift released */ case 0xB6: /* shift released */
shift = 0; shift=0;
return; /* do nothing else */ return; /* do nothing else */
case 0x38: /* alt pressed */ case 0x38: /* alt pressed */
alt = 1; alt=1;
return; /* do nothing else */ return; /* do nothing else */
case 0xB8: /* alt released */ case 0xB8: /* alt released */
alt = 0; alt=0;
return; /* do nothing else */ return; /* do nothing else */
case 0x1d: /* ctrl pressed */ case 0x1d: /* ctrl pressed */
ctrl = 1; ctrl=1;
return; /* do nothing else */ return; /* do nothing else */
case 0x9d: /* ctrl released */ case 0x9d: /* ctrl released */
ctrl = 0; ctrl=0;
return; /* do nothing else */ return; /* do nothing else */
case 0x46: /* scrollock pressed */ case 0x46: /* scrollock pressed */
scroll_lock = ~scroll_lock; scroll_lock=~scroll_lock;
kbd_set_leds (); kbd_set_leds();
return; /* do nothing else */ return; /* do nothing else */
case 0x3A: /* capslock pressed */ case 0x3A: /* capslock pressed */
caps_lock = ~caps_lock; caps_lock=~caps_lock;
kbd_set_leds (); kbd_set_leds();
return; return;
case 0x45: /* numlock pressed */ case 0x45: /* numlock pressed */
num_lock = ~num_lock; num_lock=~num_lock;
kbd_set_leds (); kbd_set_leds();
return; return;
case 0xC6: /* scroll lock released */ case 0xC6: /* scroll lock released */
case 0xC5: /* num lock released */ case 0xC5: /* num lock released */
case 0xBA: /* caps lock released */ case 0xBA: /* caps lock released */
return; /* just swallow */ return; /* just swallow */
} }
if ((scancode & 0x80) == 0x80) /* key released */ if((scancode&0x80)==0x80) /* key released */
return; return;
/* now, decide which table we need */ /* now, decide which table we need */
if (scancode > (sizeof (kbd_plain_xlate) / sizeof (kbd_plain_xlate[0]))) { /* scancode not in list */ if(scancode > (sizeof(kbd_plain_xlate)/sizeof(kbd_plain_xlate[0]))) { /* scancode not in list */
PRINTF ("unkown scancode %X\n", scancode); PRINTF("unkown scancode %X\n",scancode);
return; /* swallow it */ return; /* swallow it */
} }
/* setup plain code first */ /* setup plain code first */
keycode = kbd_plain_xlate[scancode]; keycode=kbd_plain_xlate[scancode];
if (caps_lock == 1) { /* caps_lock is pressed, overwrite plain code */ if(caps_lock==1) { /* caps_lock is pressed, overwrite plain code */
if (scancode > (sizeof (kbd_shift_xlate) / sizeof (kbd_shift_xlate[0]))) { /* scancode not in list */ if(scancode > (sizeof(kbd_shift_xlate)/sizeof(kbd_shift_xlate[0]))) { /* scancode not in list */
PRINTF ("unkown caps-locked scancode %X\n", scancode); PRINTF("unkown caps-locked scancode %X\n",scancode);
return; /* swallow it */ return; /* swallow it */
} }
keycode = kbd_shift_xlate[scancode]; keycode=kbd_shift_xlate[scancode];
if (keycode < 'A') { /* we only want the alphas capital */ if(keycode<'A') { /* we only want the alphas capital */
keycode = kbd_plain_xlate[scancode]; keycode=kbd_plain_xlate[scancode];
} }
} }
if (shift == 1) { /* shift overwrites caps_lock */ if(shift==1) { /* shift overwrites caps_lock */
if (scancode > (sizeof (kbd_shift_xlate) / sizeof (kbd_shift_xlate[0]))) { /* scancode not in list */ if(scancode > (sizeof(kbd_shift_xlate)/sizeof(kbd_shift_xlate[0]))) { /* scancode not in list */
PRINTF ("unkown shifted scancode %X\n", scancode); PRINTF("unkown shifted scancode %X\n",scancode);
return; /* swallow it */ return; /* swallow it */
} }
keycode = kbd_shift_xlate[scancode]; keycode=kbd_shift_xlate[scancode];
} }
if (ctrl == 1) { /* ctrl overwrites caps_lock and shift */ if(ctrl==1) { /* ctrl overwrites caps_lock and shift */
if (scancode > (sizeof (kbd_ctrl_xlate) / sizeof (kbd_ctrl_xlate[0]))) { /* scancode not in list */ if(scancode > (sizeof(kbd_ctrl_xlate)/sizeof(kbd_ctrl_xlate[0]))) { /* scancode not in list */
PRINTF ("unkown ctrl scancode %X\n", scancode); PRINTF("unkown ctrl scancode %X\n",scancode);
return; /* swallow it */ return; /* swallow it */
} }
keycode = kbd_ctrl_xlate[scancode]; keycode=kbd_ctrl_xlate[scancode];
} }
/* check if valid keycode */ /* check if valid keycode */
if (keycode == 0xff) { if(keycode==0xff) {
PRINTF ("unkown scancode %X\n", scancode); PRINTF("unkown scancode %X\n",scancode);
return; /* swallow unknown codes */ return; /* swallow unknown codes */
} }
kbd_put_queue (keycode); kbd_put_queue(keycode);
PRINTF ("%x\n", keycode); PRINTF("%x\n",keycode);
} }
/* /*
@ -462,31 +463,34 @@ void handle_keyboard_event (unsigned char scancode)
* appropriate action. * appropriate action.
* *
*/ */
unsigned char handle_kbd_event (void) unsigned char handle_kbd_event(void)
{ {
unsigned char status = kbd_read_status (); unsigned char status = kbd_read_status();
unsigned int work = 10000; unsigned int work = 10000;
while ((--work > 0) && (status & KBD_STAT_OBF)) { while ((--work > 0) && (status & KBD_STAT_OBF)) {
unsigned char scancode; unsigned char scancode;
scancode = kbd_read_input (); scancode = kbd_read_input();
/* Error bytes must be ignored to make the /* Error bytes must be ignored to make the
Synaptics touchpads compaq use work */ Synaptics touchpads compaq use work */
/* Ignore error bytes */ /* Ignore error bytes */
if (!(status & (KBD_STAT_GTO | KBD_STAT_PERR))) { if (!(status & (KBD_STAT_GTO | KBD_STAT_PERR)))
if (status & KBD_STAT_MOUSE_OBF); /* not supported: handle_mouse_event(scancode); */ {
if (status & KBD_STAT_MOUSE_OBF)
; /* not supported: handle_mouse_event(scancode); */
else else
handle_keyboard_event (scancode); handle_keyboard_event(scancode);
} }
status = kbd_read_status (); status = kbd_read_status();
} }
if (!work) if (!work)
PRINTF ("pc_keyb: controller jammed (0x%02X).\n", status); PRINTF("pc_keyb: controller jammed (0x%02X).\n", status);
return status; return status;
} }
/****************************************************************************** /******************************************************************************
* Lowlevel Part of keyboard section * Lowlevel Part of keyboard section
*/ */
@ -515,7 +519,7 @@ int kbd_read_data(void)
int val; int val;
unsigned char status; unsigned char status;
val = -1; val=-1;
status = kbd_read_status(); status = kbd_read_status();
if (status & KBD_STAT_OBF) { if (status & KBD_STAT_OBF) {
val = kbd_read_input(); val = kbd_read_input();
@ -525,91 +529,90 @@ int kbd_read_data(void)
return val; return val;
} }
int kbd_wait_for_input (void) int kbd_wait_for_input(void)
{ {
unsigned long timeout; unsigned long timeout;
int val; int val;
timeout = KBD_TIMEOUT; timeout = KBD_TIMEOUT;
val = kbd_read_data (); val=kbd_read_data();
while (val < 0) { while(val < 0)
if (timeout-- == 0) {
if(timeout--==0)
return -1; return -1;
udelay (1000); udelay(1000);
val = kbd_read_data (); val=kbd_read_data();
} }
return val; return val;
} }
int kb_wait (void) int kb_wait(void)
{ {
unsigned long timeout = KBC_TIMEOUT * 10; unsigned long timeout = KBC_TIMEOUT * 10;
do { do {
unsigned char status = handle_kbd_event (); unsigned char status = handle_kbd_event();
if (!(status & KBD_STAT_IBF)) if (!(status & KBD_STAT_IBF))
return 0; /* ok */ return 0; /* ok */
udelay (1000); udelay(1000);
timeout--; timeout--;
} while (timeout); } while (timeout);
return 1; return 1;
} }
void kbd_write_command_w (int data) void kbd_write_command_w(int data)
{ {
if (kb_wait ()) if(kb_wait())
PRINTF ("timeout in kbd_write_command_w\n"); PRINTF("timeout in kbd_write_command_w\n");
kbd_write_command (data); kbd_write_command(data);
} }
void kbd_write_output_w (int data) void kbd_write_output_w(int data)
{ {
if (kb_wait ()) if(kb_wait())
PRINTF ("timeout in kbd_write_output_w\n"); PRINTF("timeout in kbd_write_output_w\n");
kbd_write_output (data); kbd_write_output(data);
} }
void kbd_send_data (unsigned char data) void kbd_send_data(unsigned char data)
{ {
unsigned char status; unsigned char status;
i8259_mask_irq(KBD_INTERRUPT); /* disable interrupt */
i8259_mask_irq (KBD_INTERRUPT); /* disable interrupt */ kbd_write_output_w(data);
kbd_write_output_w (data); status = kbd_wait_for_input();
status = kbd_wait_for_input ();
if (status == KBD_REPLY_ACK) if (status == KBD_REPLY_ACK)
i8259_unmask_irq (KBD_INTERRUPT); /* enable interrupt */ i8259_unmask_irq(KBD_INTERRUPT); /* enable interrupt */
} }
char *kbd_initialize (void) char * kbd_initialize(void)
{ {
int status; int status;
in_pointer = 0; /* delete in Buffer */ in_pointer = 0; /* delete in Buffer */
out_pointer = 0; out_pointer = 0;
/* /*
* Test the keyboard interface. * Test the keyboard interface.
* This seems to be the only way to get it going. * This seems to be the only way to get it going.
* If the test is successful a x55 is placed in the input buffer. * If the test is successful a x55 is placed in the input buffer.
*/ */
kbd_write_command_w (KBD_CCMD_SELF_TEST); kbd_write_command_w(KBD_CCMD_SELF_TEST);
if (kbd_wait_for_input () != 0x55) if (kbd_wait_for_input() != 0x55)
return "Kbd: failed self test"; return "Kbd: failed self test";
/* /*
* Perform a keyboard interface test. This causes the controller * Perform a keyboard interface test. This causes the controller
* to test the keyboard clock and data lines. The results of the * to test the keyboard clock and data lines. The results of the
* test are placed in the input buffer. * test are placed in the input buffer.
*/ */
kbd_write_command_w (KBD_CCMD_KBD_TEST); kbd_write_command_w(KBD_CCMD_KBD_TEST);
if (kbd_wait_for_input () != 0x00) if (kbd_wait_for_input() != 0x00)
return "Kbd: interface failed self test"; return "Kbd: interface failed self test";
/* /*
* Enable the keyboard by allowing the keyboard clock to run. * Enable the keyboard by allowing the keyboard clock to run.
*/ */
kbd_write_command_w (KBD_CCMD_KBD_ENABLE); kbd_write_command_w(KBD_CCMD_KBD_ENABLE);
status = kbd_wait_for_input (); status = kbd_wait_for_input();
/* /*
* Reset keyboard. If the read times out * Reset keyboard. If the read times out
* then the assumption is that no keyboard is * then the assumption is that no keyboard is
@ -619,16 +622,17 @@ char *kbd_initialize (void)
* Set up to try again if the keyboard asks for RESEND. * Set up to try again if the keyboard asks for RESEND.
*/ */
do { do {
kbd_write_output_w (KBD_CMD_RESET); kbd_write_output_w(KBD_CMD_RESET);
status = kbd_wait_for_input (); status = kbd_wait_for_input();
if (status == KBD_REPLY_ACK) if (status == KBD_REPLY_ACK)
break; break;
if (status != KBD_REPLY_RESEND) { if (status != KBD_REPLY_RESEND)
PRINTF ("status: %X\n", status); {
PRINTF("status: %X\n",status);
return "Kbd: reset failed, no ACK"; return "Kbd: reset failed, no ACK";
} }
} while (1); } while (1);
if (kbd_wait_for_input () != KBD_REPLY_POR) if (kbd_wait_for_input() != KBD_REPLY_POR)
return "Kbd: reset failed, no POR"; return "Kbd: reset failed, no POR";
/* /*
@ -638,43 +642,44 @@ char *kbd_initialize (void)
* Set up to try again if the keyboard asks for RESEND. * Set up to try again if the keyboard asks for RESEND.
*/ */
do { do {
kbd_write_output_w (KBD_CMD_DISABLE); kbd_write_output_w(KBD_CMD_DISABLE);
status = kbd_wait_for_input (); status = kbd_wait_for_input();
if (status == KBD_REPLY_ACK) if (status == KBD_REPLY_ACK)
break; break;
if (status != KBD_REPLY_RESEND) if (status != KBD_REPLY_RESEND)
return "Kbd: disable keyboard: no ACK"; return "Kbd: disable keyboard: no ACK";
} while (1); } while (1);
kbd_write_command_w (KBD_CCMD_WRITE_MODE); kbd_write_command_w(KBD_CCMD_WRITE_MODE);
kbd_write_output_w (KBD_MODE_KBD_INT kbd_write_output_w(KBD_MODE_KBD_INT
| KBD_MODE_SYS | KBD_MODE_SYS
| KBD_MODE_DISABLE_MOUSE | KBD_MODE_KCC); | KBD_MODE_DISABLE_MOUSE
| KBD_MODE_KCC);
/* AMCC powerpc portables need this to use scan-code set 1 -- Cort */ /* AMCC powerpc portables need this to use scan-code set 1 -- Cort */
kbd_write_command_w (KBD_CCMD_READ_MODE); kbd_write_command_w(KBD_CCMD_READ_MODE);
if (!(kbd_wait_for_input () & KBD_MODE_KCC)) { if (!(kbd_wait_for_input() & KBD_MODE_KCC)) {
/* /*
* If the controller does not support conversion, * If the controller does not support conversion,
* Set the keyboard to scan-code set 1. * Set the keyboard to scan-code set 1.
*/ */
kbd_write_output_w (0xF0); kbd_write_output_w(0xF0);
kbd_wait_for_input (); kbd_wait_for_input();
kbd_write_output_w (0x01); kbd_write_output_w(0x01);
kbd_wait_for_input (); kbd_wait_for_input();
} }
kbd_write_output_w (KBD_CMD_ENABLE); kbd_write_output_w(KBD_CMD_ENABLE);
if (kbd_wait_for_input () != KBD_REPLY_ACK) if (kbd_wait_for_input() != KBD_REPLY_ACK)
return "Kbd: enable keyboard: no ACK"; return "Kbd: enable keyboard: no ACK";
/* /*
* Finally, set the typematic rate to maximum. * Finally, set the typematic rate to maximum.
*/ */
kbd_write_output_w (KBD_CMD_SET_RATE); kbd_write_output_w(KBD_CMD_SET_RATE);
if (kbd_wait_for_input () != KBD_REPLY_ACK) if (kbd_wait_for_input() != KBD_REPLY_ACK)
return "Kbd: Set rate: no ACK"; return "Kbd: Set rate: no ACK";
kbd_write_output_w (0x00); kbd_write_output_w(0x00);
if (kbd_wait_for_input () != KBD_REPLY_ACK) if (kbd_wait_for_input() != KBD_REPLY_ACK)
return "Kbd: Set rate: no ACK"; return "Kbd: Set rate: no ACK";
return NULL; return NULL;
} }

View File

@ -39,11 +39,11 @@
DIM0_TIM_CTL_0 = 0x737d737d (0xc9) DIM0_TIM_CTL_0 = 0x737d737d (0xc9)
/* DRAM timing control for dimm0 & dimm1; set wait one clock */ /* DRAM timing control for dimm0 & dimm1; set wait one clock */
/* cycle for next data access */ /* cycle for next data access */
DIM2_TIM_CTL_0 = 0x737d737d (0xca) DIM2_TIM_CTL_0 = 0x737d737d (0xca)
/* DRAM timing control for dimm2 & dimm3; set wait one clock */ /* DRAM timing control for dimm2 & dimm3; set wait one clock */
/* cycle for next data access */ /* cycle for next data access */
DIM0_BNK0_CTL_0 = BNK0_RAM_SIZ_128MB (0x90) DIM0_BNK0_CTL_0 = BNK0_RAM_SIZ_128MB (0x90)
/* set dimm0 bank0 for 128 MB */ /* set dimm0 bank0 for 128 MB */

View File

@ -29,6 +29,7 @@
*/ */
OUTPUT_ARCH(powerpc) OUTPUT_ARCH(powerpc)
SEARCH_DIR(/lib); SEARCH_DIR(/usr/lib); SEARCH_DIR(/usr/local/lib); SEARCH_DIR(/usr/local/powerpc-any-elf/lib);
/* Do we need any of these for elf? /* Do we need any of these for elf?
__DYNAMIC = 0; */ __DYNAMIC = 0; */
SECTIONS SECTIONS
@ -40,11 +41,11 @@ SECTIONS
.dynsym : { *(.dynsym) } .dynsym : { *(.dynsym) }
.dynstr : { *(.dynstr) } .dynstr : { *(.dynstr) }
.rel.text : { *(.rel.text) } .rel.text : { *(.rel.text) }
.rela.text : { *(.rela.text) } .rela.text : { *(.rela.text) }
.rel.data : { *(.rel.data) } .rel.data : { *(.rel.data) }
.rela.data : { *(.rela.data) } .rela.data : { *(.rela.data) }
.rel.rodata : { *(.rel.rodata) } .rel.rodata : { *(.rel.rodata) }
.rela.rodata : { *(.rela.rodata) } .rela.rodata : { *(.rela.rodata) }
.rel.got : { *(.rel.got) } .rel.got : { *(.rel.got) }
.rela.got : { *(.rela.got) } .rela.got : { *(.rela.got) }
.rel.ctors : { *(.rel.ctors) } .rel.ctors : { *(.rel.ctors) }
@ -127,7 +128,7 @@ SECTIONS
__init_end = .; __init_end = .;
__bss_start = .; __bss_start = .;
.bss (NOLOAD) : .bss :
{ {
*(.sbss) *(.scommon) *(.sbss) *(.scommon)
*(.dynbss) *(.dynbss)

View File

@ -518,11 +518,11 @@ void usb_check_int_chain(void)
uhci_td_t *td,*prevtd; uhci_td_t *td,*prevtd;
for(i=0;i<8;i++) { for(i=0;i<8;i++) {
prevtd = &td_int[i]; /* the first previous td is the skeleton td */ prevtd=&td_int[i]; /* the first previous td is the skeleton td */
link=swap_32(td_int[i].link) & 0xfffffff0; /* next in chain */ link=swap_32(td_int[i].link) & 0xfffffff0; /* next in chain */
td=(uhci_td_t *)link; /* assign it */ td=(uhci_td_t *)link; /* assign it */
/* all interrupt TDs are finally linked to the td_int[0]. /* all interrupt TDs are finally linked to the td_int[0].
* so we process all until we find the td_int[0]. * so we process all until we find the td_int[0].
* if int0 chain points to a QH, we're also done * if int0 chain points to a QH, we're also done
*/ */
while(((i>0) && (link != (unsigned long)&td_int[0])) || while(((i>0) && (link != (unsigned long)&td_int[0])) ||
@ -595,7 +595,7 @@ int usb_lowlevel_init(void)
busdevfunc=pci_find_device(USB_UHCI_VEND_ID,USB_UHCI_DEV_ID,0); /* get PCI Device ID */ busdevfunc=pci_find_device(USB_UHCI_VEND_ID,USB_UHCI_DEV_ID,0); /* get PCI Device ID */
if(busdevfunc == -1) { if(busdevfunc==-1) {
printf("Error USB UHCI (%04X,%04X) not found\n",USB_UHCI_VEND_ID,USB_UHCI_DEV_ID); printf("Error USB UHCI (%04X,%04X) not found\n",USB_UHCI_VEND_ID,USB_UHCI_DEV_ID);
return -1; return -1;
} }
@ -642,12 +642,12 @@ int usb_lowlevel_init(void)
*/ */
int usb_lowlevel_stop(void) int usb_lowlevel_stop(void)
{ {
if(irqvec == -1) if(irqvec==-1)
return 1; return 1;
irq_free_handler(irqvec); irq_free_handler(irqvec);
irq_free_handler(0); irq_free_handler(0);
reset_hc(); reset_hc();
irqvec = -1; irqvec=-1;
return 0; return 0;
} }

View File

@ -97,7 +97,7 @@ void via_isa_init(pci_dev_t dev, struct pci_config_table *table)
pci_write_config_byte(dev, 0x80, 0); pci_write_config_byte(dev, 0x80, 0);
pci_write_config_byte(dev, 0x85, 0x01); pci_write_config_byte(dev, 0x85, 0x01);
/* pci_write_config_byte(dev, 0x77, 0x00); */ /* pci_write_config_byte(dev, 0x77, 0x00); */
} }
} }
@ -212,7 +212,7 @@ void via_cfgfunc_via686(struct pci_controller *host, pci_dev_t dev, struct pci_c
} }
__asm (" .globl via_calibrate_time_base \n" __asm (" .globl via_calibrate_time_base \n"
"via_calibrate_time_base: \n" "via_calibrate_time_base: \n"
" lis 9, 0xfe00 \n" " lis 9, 0xfe00 \n"
" li 0, 0x00 \n" " li 0, 0x00 \n"
" mttbu 0 \n" " mttbu 0 \n"
@ -262,9 +262,9 @@ void ide_led(uchar led, uchar status)
/* unsigned char c = in_byte(0x92); */ /* unsigned char c = in_byte(0x92); */
/* if (!status) */ /* if (!status) */
/* out_byte(0x92, c | 0xC0); */ /* out_byte(0x92, c | 0xC0); */
/* else */ /* else */
/* out_byte(0x92, c & ~0xC0); */ /* out_byte(0x92, c & ~0xC0); */
} }

View File

@ -56,7 +56,6 @@ int video_rows(void);
int video_cols(void); int video_cols(void);
char *prompt_string = "=>"; char *prompt_string = "=>";
unsigned char video_get_attr(void);
void video_set_color(unsigned char attr) void video_set_color(unsigned char attr)
{ {

View File

@ -0,0 +1,335 @@
/*
* Mostly done after the Scitech Bios emulation
* Written by Hans-Jörg Frieden
* Hyperion Entertainment
*/
#include "x86emu.h"
#include "glue.h"
#undef DEBUG
#ifdef DEBUG
#define PRINTF(fmt, args...) printf(fmt, ## args)
#else
#define PRINTF(fmt, args...)
#endif
#define BIOS_SEG 0xFFF0
#define PCIBIOS_SUCCESSFUL 0
#define PCIBIOS_DEVICE_NOT_FOUND 0x86
typedef unsigned char UBYTE;
typedef unsigned short UWORD;
typedef unsigned long ULONG;
typedef char BYTE;
typedef short WORT;
typedef long LONG;
static inline UBYTE read_byte(volatile UBYTE* from)
{
int x;
asm volatile ("lbz %0,%1\n eieio" : "=r" (x) : "m" (*from));
return (UBYTE)x;
}
static inline void write_byte(volatile UBYTE *to, int x)
{
asm volatile ("stb %1,%0\n eieio" : "=m" (*to) : "r" (x));
}
static inline UWORD read_word_little(volatile UWORD *from)
{
int x;
asm volatile ("lhbrx %0,0,%1\n eieio" : "=r" (x) : "r" (from), "m" (*from));
return (UWORD)x;
}
static inline UWORD read_word_big(volatile UWORD *from)
{
int x;
asm volatile ("lhz %0,%1\n eieio" : "=r" (x) : "m" (*from));
return (UWORD)x;
}
static inline void write_word_little(volatile UWORD *to, int x)
{
asm volatile ("sthbrx %1,0,%2\n eieio" : "=m" (*to) : "r" (x), "r" (to));
}
static inline void write_word_big(volatile UWORD *to, int x)
{
asm volatile ("sth %1,%0\n eieio" : "=m" (*to) : "r" (x));
}
static inline ULONG read_long_little(volatile ULONG *from)
{
unsigned long x;
asm volatile ("lwbrx %0,0,%1\n eieio" : "=r" (x) : "r" (from), "m"(*from));
return (ULONG)x;
}
static inline ULONG read_long_big(volatile ULONG *from)
{
unsigned long x;
asm volatile ("lwz %0,%1\n eieio" : "=r" (x) : "m" (*from));
return (ULONG)x;
}
static inline void write_long_little(volatile ULONG *to, ULONG x)
{
asm volatile ("stwbrx %1,0,%2\n eieio" : "=m" (*to) : "r" (x), "r" (to));
}
static inline void write_long_big(volatile ULONG *to, ULONG x)
{
asm volatile ("stw %1,%0\n eieio" : "=m" (*to) : "r" (x));
}
#define port_to_mem(from) (0xFE000000|(from))
#define in_byte(from) read_byte( (UBYTE *)port_to_mem(from))
#define in_word(from) read_word_little((UWORD *)port_to_mem(from))
#define in_long(from) read_long_little((ULONG *)port_to_mem(from))
#define out_byte(to, val) write_byte((UBYTE *)port_to_mem(to), val)
#define out_word(to, val) write_word_little((UWORD *)port_to_mem(to), val)
#define out_long(to, val) write_long_little((ULONG *)port_to_mem(to), val)
static void X86API undefined_intr(int intno)
{
extern u16 A1_rdw(u32 addr);
if (A1_rdw(intno * 4 + 2) == BIOS_SEG)
{
PRINTF("Undefined interrupt %xh called AX = %xh, BX = %xh, CX = %xh, DX = %xh\n",
intno, M.x86.R_AX, M.x86.R_BX, M.x86.R_CX, M.x86.R_DX);
X86EMU_halt_sys();
}
else
{
PRINTF("Calling interrupt %xh, AL=%xh, AH=%xh\n", intno, M.x86.R_AL, M.x86.R_AH);
X86EMU_prepareForInt(intno);
}
}
static void X86API int42(int intno);
static void X86API int15(int intno);
static void X86API int10(int intno)
{
if (A1_rdw(intno*4+2) == BIOS_SEG)
int42(intno);
else
{
PRINTF("int10: branching to %04X:%04X, AL=%xh, AH=%xh\n", A1_rdw(intno*4+2), A1_rdw(intno*4),
M.x86.R_AL, M.x86.R_AH);
X86EMU_prepareForInt(intno);
}
}
static void X86API int1A(int intno)
{
int device;
switch(M.x86.R_AX)
{
case 0xB101: /* PCI Bios Present? */
M.x86.R_AL = 0x00;
M.x86.R_EDX = 0x20494350;
M.x86.R_BX = 0x0210;
M.x86.R_CL = 3;
CLEAR_FLAG(F_CF);
break;
case 0xB102: /* Find device */
device = mypci_find_device(M.x86.R_DX, M.x86.R_CX, M.x86.R_SI);
if (device != -1)
{
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
M.x86.R_BH = mypci_bus(device);
M.x86.R_BL = mypci_devfn(device);
}
else
{
M.x86.R_AH = PCIBIOS_DEVICE_NOT_FOUND;
}
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
break;
case 0xB103: /* Find PCI class code */
M.x86.R_AH = PCIBIOS_DEVICE_NOT_FOUND;
/*printf("Find by class not yet implmented"); */
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
break;
case 0xB108: /* read config byte */
M.x86.R_CL = mypci_read_cfg_byte(M.x86.R_BH, M.x86.R_BL, M.x86.R_DI);
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
/*printf("read_config_byte %x,%x,%x -> %x\n", M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, */
/* M.x86.R_CL); */
break;
case 0xB109: /* read config word */
M.x86.R_CX = mypci_read_cfg_word(M.x86.R_BH, M.x86.R_BL, M.x86.R_DI);
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
/*printf("read_config_word %x,%x,%x -> %x\n", M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, */
/* M.x86.R_CX); */
break;
case 0xB10A: /* read config dword */
M.x86.R_ECX = mypci_read_cfg_long(M.x86.R_BH, M.x86.R_BL, M.x86.R_DI);
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
/*printf("read_config_long %x,%x,%x -> %x\n", M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, */
/* M.x86.R_ECX); */
break;
case 0xB10B: /* write config byte */
mypci_write_cfg_byte(M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, M.x86.R_CL);
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
/*printf("write_config_byte %x,%x,%x <- %x\n", M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, */
/* M.x86.R_CL); */
break;
case 0xB10C: /* write config word */
mypci_write_cfg_word(M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, M.x86.R_CX);
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
/*printf("write_config_word %x,%x,%x <- %x\n", M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, */
/* M.x86.R_CX); */
break;
case 0xB10D: /* write config dword */
mypci_write_cfg_long(M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, M.x86.R_ECX);
M.x86.R_AH = PCIBIOS_SUCCESSFUL;
CONDITIONAL_SET_FLAG((M.x86.R_AH != PCIBIOS_SUCCESSFUL), F_CF);
/*printf("write_config_long %x,%x,%x <- %x\n", M.x86.R_BH, M.x86.R_BL, M.x86.R_DI, */
/* M.x86.R_ECX); */
break;
default:
PRINTF("BIOS int %xh: Unknown function AX=%04xh\n", intno, M.x86.R_AX);
}
}
void bios_init(void)
{
int i;
X86EMU_intrFuncs bios_intr_tab[256];
for (i=0; i<256; i++)
{
write_long_little(M.mem_base+i*4, BIOS_SEG<<16);
bios_intr_tab[i] = undefined_intr;
}
bios_intr_tab[0x10] = int10;
bios_intr_tab[0x1A] = int1A;
bios_intr_tab[0x42] = int42;
bios_intr_tab[0x15] = int15;
bios_intr_tab[0x6D] = int42;
X86EMU_setupIntrFuncs(bios_intr_tab);
video_init();
}
unsigned char setup_40x25[] =
{
0x38, 0x28, 0x2d, 0x0a, 0x1f, 6, 0x19,
0x1c, 2, 7, 6, 7, 0, 0, 0, 0
};
unsigned char setup_80x25[] =
{
0x71, 0x50, 0x5a, 0x0a, 0x1f, 6, 0x19,
0x1c, 2, 7, 6, 7, 0, 0, 0, 0
};
unsigned char setup_graphics[] =
{
0x38, 0x28, 0x20, 0x0a, 0x7f, 6, 0x64,
0x70, 2, 1, 6, 7, 0, 0, 0, 0
};
unsigned char setup_bw[] =
{
0x61, 0x50, 0x52, 0x0f, 0x19, 6, 0x19,
0x19, 2, 0x0d, 0x0b, 0x0c, 0, 0, 0, 0
};
unsigned char * setup_modes[] =
{
setup_40x25, /* mode 0: 40x25 bw text */
setup_40x25, /* mode 1: 40x25 col text */
setup_80x25, /* mode 2: 80x25 bw text */
setup_80x25, /* mode 3: 80x25 col text */
setup_graphics, /* mode 4: 320x200 col graphics */
setup_graphics, /* mode 5: 320x200 bw graphics */
setup_graphics, /* mode 6: 640x200 bw graphics */
setup_bw /* mode 7: 80x25 mono text */
};
unsigned int setup_cols[] =
{
40, 40, 80, 80, 40, 40, 80, 80
};
unsigned char setup_modesets[] =
{
0x2C, 0x28, 0x2D, 0x29, 0x2A, 0x2E, 0x1E, 0x29
};
unsigned int setup_bufsize[] =
{
2048, 2048, 4096, 2096, 16384, 16384, 16384, 4096
};
void bios_set_mode(int mode)
{
int i;
unsigned char mode_set = setup_modesets[mode]; /* Control register value */
unsigned char *setup_regs = setup_modes[mode]; /* Register 3D4 Array */
/* Switch video off */
out_byte(0x3D8, mode_set & 0x37);
/* Set up parameters at 3D4h */
for (i=0; i<16; i++)
{
out_byte(0x3D4, (unsigned char)i);
out_byte(0x3D5, *setup_regs);
setup_regs++;
}
/* Enable video */
out_byte(0x3D8, mode_set);
/* Set overscan */
if (mode == 6) out_byte(0x3D9, 0x3F);
else out_byte(0x3D9, 0x30);
}
static void bios_print_string(void)
{
extern void video_bios_print_string(char *string, int x, int y, int attr, int count);
char *s = (char *)(M.x86.R_ES<<4) + M.x86.R_BP;
int attr;
if (M.x86.R_AL & 0x02) attr = - 1;
else attr = M.x86.R_BL;
video_bios_print_string(s, M.x86.R_DH, M.x86.R_DL, attr, M.x86.R_CX);
}
static void X86API int42(int intno)
{
switch (M.x86.R_AH)
{
case 0x00:
bios_set_mode(M.x86.R_AL);
break;
case 0x13:
bios_print_string();
break;
default:
PRINTF("Warning: VIDEO BIOS interrupt %xh unimplemented function %xh, AL = %xh\n",
intno, M.x86.R_AH, M.x86.R_AL);
}
}
static void X86API int15(int intno)
{
PRINTF("Called interrupt 15h: AX = %xh, BX = %xh, CX = %xh, DX = %xh\n",
M.x86.R_AX, M.x86.R_BX, M.x86.R_CX, M.x86.R_DX);
}

View File

@ -0,0 +1,515 @@
#include <common.h>
#include <pci.h>
#include <74xx_7xx.h>
#ifdef DEBUG
#undef DEBUG
#endif
#ifdef DEBUG
#define PRINTF(format, args...) _printf(format , ## args)
#else
#define PRINTF(format, argc...)
#endif
static pci_dev_t to_pci(int bus, int devfn)
{
return PCI_BDF(bus, (devfn>>3), devfn&3);
}
int mypci_find_device(int vendor, int product, int index)
{
return pci_find_device(vendor, product, index);
}
int mypci_bus(int device)
{
return PCI_BUS(device);
}
int mypci_devfn(int device)
{
return (PCI_DEV(device)<<3) | PCI_FUNC(device);
}
#define mypci_read_func(type, size) \
type mypci_read_cfg_##size##(int bus, int devfn, int offset) \
{ \
type c; \
pci_read_config_##size##(to_pci(bus, devfn), offset, &c); \
return c; \
}
#define mypci_write_func(type, size) \
void mypci_write_cfg_##size##(int bus, int devfn, int offset, int value) \
{ \
pci_write_config_##size##(to_pci(bus, devfn), offset, value); \
}
mypci_read_func(u8,byte);
mypci_read_func(u16,word);
mypci_write_func(u8,byte);
mypci_write_func(u16,word);
u32 mypci_read_cfg_long(int bus, int devfn, int offset)
{
u32 c;
pci_read_config_dword(to_pci(bus, devfn), offset, &c);
return c;
}
void mypci_write_cfg_long(int bus, int devfn, int offset, int value)
{
pci_write_config_dword(to_pci(bus, devfn), offset, value);
}
void _printf(const char *fmt, ...)
{
va_list args;
char buf[CFG_PBSIZE];
va_start(args, fmt);
(void)vsprintf(buf, fmt, args);
va_end(args);
printf(buf);
}
char *_getenv(char *name)
{
return getenv(name);
}
unsigned long get_bar_size(pci_dev_t dev, int offset)
{
u32 bar_back, bar_value;
/* Save old BAR value */
pci_read_config_dword(dev, offset, &bar_back);
/* Write all 1's. */
pci_write_config_dword(dev, offset, ~0);
/* Now read back the relevant bits */
pci_read_config_dword(dev, offset, &bar_value);
/* Restore original value */
pci_write_config_dword(dev, offset, bar_back);
if (bar_value == 0) return 0xFFFFFFFF; /* This BAR is disabled */
if ((bar_value & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_MEMORY)
{
/* This is a memory space BAR. Mask it out so we get the size of it */
return ~(bar_value & PCI_BASE_ADDRESS_MEM_MASK) + 1;
}
/* Not suitable */
return 0xFFFFFFFF;
}
void enable_compatibility_hole(void)
{
u8 cfg;
pci_dev_t art = PCI_BDF(0,0,0);
pci_read_config_byte(art, 0x54, &cfg);
/* cfg |= 0x08; */
cfg |= 0x20;
pci_write_config_byte(art, 0x54, cfg);
}
void disable_compatibility_hole(void)
{
u8 cfg;
pci_dev_t art = PCI_BDF(0,0,0);
pci_read_config_byte(art, 0x54, &cfg);
/* cfg &= ~0x08; */
cfg &= ~0x20;
pci_write_config_byte(art, 0x54, cfg);
}
void map_rom(pci_dev_t dev, u32 address)
{
pci_write_config_dword(dev, PCI_ROM_ADDRESS, address|PCI_ROM_ADDRESS_ENABLE);
}
void unmap_rom(pci_dev_t dev)
{
pci_write_config_dword(dev, PCI_ROM_ADDRESS, 0);
}
void bat_map(u8 batnum, u32 address, u32 length)
{
u32 temp = address;
address &= 0xFFFE0000;
temp &= 0x0001FFFF;
length = (length - 1 ) >> 17;
length <<= 2;
switch (batnum)
{
case 0:
__asm volatile ("mtdbatu 0, %0" : : "r" (address | length | 3));
__asm volatile ("mtdbatl 0, %0" : : "r" (address | 0x22));
break;
case 1:
__asm volatile ("mtdbatu 1, %0" : : "r" (address | length | 3));
__asm volatile ("mtdbatl 1, %0" : : "r" (address | 0x22));
break;
case 2:
__asm volatile ("mtdbatu 2, %0" : : "r" (address | length | 3));
__asm volatile ("mtdbatl 2, %0" : : "r" (address | 0x22));
break;
case 3:
__asm volatile ("mtdbatu 3, %0" : : "r" (address | length | 3));
__asm volatile ("mtdbatl 3, %0" : : "r" (address | 0x22));
break;
}
}
int find_image(u32 rom_address, u32 rom_size, void **image, u32 *image_size);
int attempt_map_rom(pci_dev_t dev, void *copy_address)
{
u32 rom_size = 0;
u32 rom_address = 0;
u32 bar_size = 0;
u32 bar_backup = 0;
int i,j;
void *image = 0;
u32 image_size = 0;
int did_correct = 0;
u32 prefetch_addr = 0;
u32 prefetch_size = 0;
u32 prefetch_idx = 0;
/* Get the size of the expansion rom */
pci_write_config_dword(dev, PCI_ROM_ADDRESS, 0xFFFFFFFF);
pci_read_config_dword(dev, PCI_ROM_ADDRESS, &rom_size);
if ((rom_size & 0x01) == 0)
{
PRINTF("No ROM\n");
return 0;
}
rom_size &= 0xFFFFF800;
rom_size = (~rom_size)+1;
PRINTF("ROM Size is %dK\n", rom_size/1024);
/*
* Try to find a place for the ROM. We always attempt to use
* one of the card's bases for this, as this will be in any
* bridge's resource range as well as being free of conflicts
* with other cards. In a graphics card it is very unlikely
* that there won't be any base address that is large enough to
* hold the rom.
*
* FIXME: To work around this, theoretically the largest base
* could be used if none is found in the loop below.
*/
for (i = PCI_BASE_ADDRESS_0; i <= PCI_BASE_ADDRESS_5; i += 4)
{
bar_size = get_bar_size(dev, i);
PRINTF("PCI_BASE_ADDRESS_%d is %dK large\n",
(i - PCI_BASE_ADDRESS_0)/4,
bar_size/1024);
if (bar_size != 0xFFFFFFFF && bar_size >= rom_size)
{
PRINTF("Found a match for rom size\n");
pci_read_config_dword(dev, i, &rom_address);
rom_address &= 0xFFFFFFF0;
if (rom_address != 0 && rom_address != 0xFFFFFFF0) break;
}
}
if (rom_address == 0 || rom_address == 0xFFFFFFF0)
{
PRINTF("No suitable rom address found\n");
return 0;
}
/* Disable the BAR */
pci_read_config_dword(dev, i, &bar_backup);
pci_write_config_dword(dev, i, 0);
/* Map ROM */
pci_write_config_dword(dev, PCI_ROM_ADDRESS, rom_address | PCI_ROM_ADDRESS_ENABLE);
/* Copy the rom to a place in the emulator space */
PRINTF("Claiming BAT 2\n");
bat_map(2, rom_address, rom_size);
/* show_bat_mapping(); */
if (0 == find_image(rom_address, rom_size, &image, &image_size))
{
PRINTF("No x86 BIOS image found\n");
return 0;
}
PRINTF("Copying %ld bytes from 0x%lx to 0x%lx\n", (long)image_size, (long)image, (long)copy_address);
/* memcpy(copy_address, rom_address, rom_size); */
{
unsigned char *from = (unsigned char *)image; /* rom_address; */
unsigned char *to = (unsigned char *)copy_address;
for (j=0; j<image_size /*rom_size*/; j++)
{
*to++ = *from++;
}
}
PRINTF("Copy is done\n");
/* Unmap the ROM and restore the BAR */
pci_write_config_dword(dev, PCI_ROM_ADDRESS, 0);
pci_write_config_dword(dev, i, bar_backup);
/* FIXME: Shouldn't be needed anymore*/
/* bat_map(2, 0x80000000, 256*1024*1024);
show_bat_mapping(); */
/*
* Since most cards can probably only do 16 bit IO addressing, we
* correct their IO base into an appropriate value.
* This should do for most.
*/
for (i = PCI_BASE_ADDRESS_0; i <= PCI_BASE_ADDRESS_5; i += 4)
{
unsigned long value;
pci_read_config_dword(dev, i, &value);
if (value & 0x01) /* IO */
{
did_correct = 1;
pci_write_config_dword(dev, i, 0x1001);
break;
}
if (value & PCI_BASE_ADDRESS_MEM_PREFETCH)
{
prefetch_idx = i;
prefetch_addr = value & PCI_BASE_ADDRESS_MEM_MASK;
prefetch_size = get_bar_size(dev, i);
}
}
if (1) /* did_correct) */
{
extern pci_dev_t pci_find_bridge_for_bus(struct pci_controller *hose, int busnr);
int busnr = PCI_BUS(dev);
if (busnr)
{
pci_dev_t bridge;
PRINTF("Need to correct bridge device for IO range change\n");
bridge = pci_find_bridge_for_bus(NULL, busnr);
if (bridge == PCI_ANY_ID)
{
PRINTF("Didn't find bridge. Hope that's OK\n");
}
else
{
/*
* Set upper I/O base/limit to 0
*/
pci_write_config_byte(bridge, 0x30, 0x00);
pci_write_config_byte(bridge, 0x31, 0x00);
pci_write_config_byte(bridge, 0x32, 0x00);
pci_write_config_byte(bridge, 0x33, 0x00);
if (did_correct)
{
/*
* set lower I/O base to 1000
* That is, bits 0:3 are set to 0001 by default.
* bits 7:4 contain I/O address bits 15:12
* all others are assumed 0.
*/
pci_write_config_byte(bridge, 0x1C, 0x11);
/*
* Set lower I/O limit to 1FFF
* That is, bits 0:3 are reserved and always 0000
* Bits 7:4 contain I/O address bits 15:12
* All others are assumed F.
*/
pci_write_config_byte(bridge, 0x1D, 0x10);
pci_write_config_byte(bridge, 0x0D, 0x20);
PRINTF("Corrected bridge resource range of bridge at %02x:%02x:%02x\n",
PCI_BUS(bridge), PCI_DEV(bridge), PCI_FUNC(bridge));
}
else
{
/*
* This card doesn't have I/O, we disable I/O forwarding
*/
pci_write_config_byte(bridge, 0x1C, 0x11);
pci_write_config_byte(bridge, 0x1D, 0x00);
pci_write_config_byte(bridge, PCI_INTERRUPT_LINE, 0);
pci_write_config_byte(bridge, PCI_INTERRUPT_PIN, 0);
pci_write_config_dword(bridge, PCI_COMMAND, PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER | PCI_COMMAND_IO);
PRINTF("Disabled bridge resource range of bridge at %02x:%02x:%02x\n",
PCI_BUS(bridge), PCI_DEV(bridge), PCI_FUNC(bridge));
}
}
/*
* Correct the prefetchable memory base, which is not set correctly by
* the U-Boot autoconfig stuff
*/
if (prefetch_idx)
{
/* PRINTF("Setting prefetchable range to %x, %x (%x and %x)\n", */
/* prefetch_addr, prefetch_addr+prefetch_size, */
/* prefetch_addr>>16, (prefetch_addr+prefetch_size)>>16); */
/* pci_write_config_word(bridge, PCI_PREF_MEMORY_BASE, (prefetch_addr>>16)); */
/* pci_write_config_word(bridge, PCI_PREF_MEMORY_LIMIT, (prefetch_addr+prefetch_size)>>16); */
}
pci_write_config_word(bridge, PCI_PREF_MEMORY_BASE, 0x1000);
pci_write_config_word(bridge, PCI_PREF_MEMORY_LIMIT, 0x0000);
pci_write_config_byte(bridge, 0xD0, 0x0A);
pci_write_config_byte(bridge, 0xD3, 0x04);
/*
* Set the interrupt pin to 0
*/
#if 0
pci_write_config_byte(dev, PCI_INTERRUPT_LINE, 0);
pci_write_config_byte(dev, PCI_INTERRUPT_PIN, 0);
#endif
pci_write_config_byte(bridge, PCI_INTERRUPT_LINE, 0);
pci_write_config_byte(bridge, PCI_INTERRUPT_PIN, 0);
}
}
/* Finally, enable the card's IO and memory response */
pci_write_config_dword(dev, PCI_COMMAND, PCI_COMMAND_MEMORY | PCI_COMMAND_IO);
pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, 0);
pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0);
return 1;
}
int find_image(u32 rom_address, u32 rom_size, void **image, u32 *image_size)
{
int i = 0;
unsigned char *rom = (unsigned char *)rom_address;
/* if (*rom != 0x55 || *(rom+1) != 0xAA) return 0; /* No bios rom this is, yes. */ */
for (;;)
{
unsigned short pci_data_offset = *(rom+0x18) + 256 * *(rom+0x19);
unsigned short pci_image_length = (*(rom+pci_data_offset+0x10) + 256 * *(rom+pci_data_offset+0x11)) * 512;
unsigned char pci_image_type = *(rom+pci_data_offset+0x14);
if (*rom != 0x55 || *(rom+1) != 0xAA)
{
PRINTF("Invalid header this is\n");
return 0;
}
PRINTF("Image %i: Type %d (%s)\n", i++, pci_image_type,
pci_image_type==0 ? "x86" :
pci_image_type==1 ? "OpenFirmware" :
"Unknown");
if (pci_image_type == 0)
{
*image = rom;
*image_size = pci_image_length;
return 1;
}
if (*(rom+pci_data_offset+0x15) & 0x80)
{
PRINTF("LAST image encountered, no image found\n");
return 0;
}
rom += pci_image_length;
}
}
void show_bat_mapping(void)
{
u32 dbat0u, dbat0l, ibat0u, ibat0l;
u32 dbat1u, dbat1l, ibat1u, ibat1l;
u32 dbat2u, dbat2l, ibat2u, ibat2l;
u32 dbat3u, dbat3l, ibat3u, ibat3l;
u32 msr, hid0, l2cr_reg;
__asm volatile ("mfdbatu %0,0" : "=r" (dbat0u));
__asm volatile ("mfdbatl %0,0" : "=r" (dbat0l));
__asm volatile ("mfibatu %0,0" : "=r" (ibat0u));
__asm volatile ("mfibatl %0,0" : "=r" (ibat0l));
__asm volatile ("mfdbatu %0,1" : "=r" (dbat1u));
__asm volatile ("mfdbatl %0,1" : "=r" (dbat1l));
__asm volatile ("mfibatu %0,1" : "=r" (ibat1u));
__asm volatile ("mfibatl %0,1" : "=r" (ibat1l));
__asm volatile ("mfdbatu %0,2" : "=r" (dbat2u));
__asm volatile ("mfdbatl %0,2" : "=r" (dbat2l));
__asm volatile ("mfibatu %0,2" : "=r" (ibat2u));
__asm volatile ("mfibatl %0,2" : "=r" (ibat2l));
__asm volatile ("mfdbatu %0,3" : "=r" (dbat3u));
__asm volatile ("mfdbatl %0,3" : "=r" (dbat3l));
__asm volatile ("mfibatu %0,3" : "=r" (ibat3u));
__asm volatile ("mfibatl %0,3" : "=r" (ibat3l));
__asm volatile ("mfmsr %0" : "=r" (msr));
__asm volatile ("mfspr %0,1008": "=r" (hid0));
__asm volatile ("mfspr %0,1017": "=r" (l2cr_reg));
printf("dbat0u: %08x dbat0l: %08x ibat0u: %08x ibat0l: %08x\n",
dbat0u, dbat0l, ibat0u, ibat0l);
printf("dbat1u: %08x dbat1l: %08x ibat1u: %08x ibat1l: %08x\n",
dbat1u, dbat1l, ibat1u, ibat1l);
printf("dbat2u: %08x dbat2l: %08x ibat2u: %08x ibat2l: %08x\n",
dbat2u, dbat2l, ibat2u, ibat2l);
printf("dbat3u: %08x dbat3l: %08x ibat3u: %08x ibat3l: %08x\n",
dbat3u, dbat3l, ibat3u, ibat3l);
printf("\nMSR: %08x HID0: %08x L2CR: %08x \n", msr,hid0, l2cr_reg);
}
void remove_init_data(void)
{
char *s;
/* Invalidate and disable data cache */
invalidate_l1_data_cache();
dcache_disable();
s = getenv("x86_cache");
if (!s)
{
icache_enable();
dcache_enable();
}
else if (s)
{
if (strcmp(s, "dcache")==0)
{
dcache_enable();
}
else if (strcmp(s, "icache") == 0)
{
icache_enable();
}
else if (strcmp(s, "on")== 0 || strcmp(s, "both") == 0)
{
dcache_enable();
icache_enable();
}
}
/* show_bat_mapping();*/
}

View File

@ -0,0 +1,57 @@
#ifndef GLUE_H
#define GLUE_H
typedef unsigned int pci_dev_t;
int mypci_find_device(int vendor, int product, int index);
int mypci_bus(int device);
int mypci_devfn(int device);
unsigned long get_bar_size(pci_dev_t dev, int offset);
u8 mypci_read_cfg_byte(int bus, int devfn, int offset);
u16 mypci_read_cfg_word(int bus, int devfn, int offset);
u32 mypci_read_cfg_long(int bus, int devfn, int offset);
void mypci_write_cfg_byte(int bus, int devfn, int offset, u8 value);
void mypci_write_cfg_word(int bus, int devfn, int offset, u16 value);
void mypci_write_cfg_long(int bus, int devfn, int offset, u32 value);
void _printf(const char *fmt, ...);
char *_getenv(char *name);
void *malloc(size_t size);
void memset(void *addr, int value, size_t size);
void memcpy(void *to, void *from, size_t numbytes);
int strcmp(char *, char *);
void enable_compatibility_hole(void);
void disable_compatibility_hole(void);
void map_rom(pci_dev_t dev, unsigned long address);
void unmap_rom(pci_dev_t dev);
int attempt_map_rom(pci_dev_t dev, void *copy_address);
#define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
#define PCI_BASE_ADDRESS_SPACE_IO 0x01
#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL)
#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
#define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
#define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
#define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
#define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
#define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
#define PCI_BUS(d) (((d) >> 16) & 0xff)
#define PCI_DEV(d) (((d) >> 11) & 0x1f)
#define PCI_FUNC(d) (((d) >> 8) & 0x7)
#define PCI_BDF(b,d,f) ((b) << 16 | (d) << 11 | (f) << 8)
#define PCI_ANY_ID (~0)
#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
#define PCI_ROM_ADDRESS_ENABLE 0x01
#define OFF(addr) ((addr) & 0xFFFF)
#define SEG(addr) (((addr)>>4) &0xF000)
#endif

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

View File

@ -0,0 +1,28 @@
@echo off
REM Setup for compiling with Borland C++ 3.1.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS16\BC3;%BC3_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS16\BC3;%BC3_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC3_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC3.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_SNAP=
PATH %SCITECH_BIN%;%BC3_PATH%\BIN;%DEFPATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC3_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BC3_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BC3_PATH%\BIN\tlink.cfg
echo Borland C++ 3.1 DOS compilation configuration set up.

View File

@ -0,0 +1,37 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Enable Win32 SDK if desired (sdk on command line)
if NOT .%1%==.sdk goto createfiles
call win32sdk.bat borland
:createfiles
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink32.cfg
echo Borland C++ 4.5 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,32 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 16 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS16\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS16\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC16.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink.cfg
echo Borland C++ 4.5 16 bit DOS compilation configuration set up.

View File

@ -0,0 +1,33 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 32 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS32\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS32\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink32.cfg
echo Borland C++ 4.5 32 bit DOS compilation configuration set up (DPMI32).

View File

@ -0,0 +1,32 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\SNAP\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\SNAP\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=1
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink32.cfg
echo Borland C++ 4.5 Snap compilation configuration set up.

View File

@ -0,0 +1,46 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 32 bit mode with Phar Lap TNT
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS32\BC4;%BC4_PATH%\LIB;%TNT_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS32\BC4;%BC4_PATH%\LIB;%TNT_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE;%TNT_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=1
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%TNT_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM If you set the following to a 1, a TNT DosStyle app will be created.
REM Otherwise a TNT NtStyle app will be created. NtStyle apps will *only*
REM run under real DOS when using our libraries, since we require access
REM to functions that the Win32 API does not support (such as direct access
REM to video memory, calling Int 10h BIOS functions etc). DosStyle apps
REM will however run fine in both DOS and a Win95 DOS box (NT DOS boxes don't
REM work too well).
REM
REM If you are using the RealTime DOS extender, your apps *must* be NtStyle,
REM and hence will never be able to run under Win95 or WinNT, only DOS.
SET DOSSTYLE=
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink32.cfg
echo Borland C++ 4.5 32 bit DOS compilation configuration set up (TNT).

View File

@ -0,0 +1,32 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 32 bit Windows VxD mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\VXD\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\VXD\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=1
SET USE_TNT=
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink32.cfg
echo Borland C++ 4.5 32-bit VxD compilation configuration set up.

View File

@ -0,0 +1,32 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 16 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN16\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN16\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC16.MK
SET USE_DPMI16=
SET USE_WIN16=1
SET USE_WIN32=
SET USE_VXD=
SET USE_BC5=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink.cfg
echo Borland C++ 4.5 16 bit Windows compilation configuration set up.

View File

@ -0,0 +1,37 @@
@echo off
REM Setup for compiling with Borland C++ 4.5 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BC4;%BC4_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BC4;%BC4_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC4_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_BC5=
SET WIN32_GUI=1
SET USE_SNAP=
SET BC_LIBBASE=BC4
PATH %SCITECH_BIN%;%BC4_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM: Enable Win32 SDK if desired (sdk on command line)
if NOT .%1%==.sdk goto createfiles
call win32sdk.bat borland
:createfiles
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC4_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC4_PATH%\BIN\tlink32.cfg
echo Borland C++ 4.5 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,40 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET C_INCLUDE=%BC5_PATH%\INCLUDE
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%C_INCLUDE%
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Enable Win32 SDK if desired (sdk on command line)
if NOT .%1%==.sdk goto createfiles
call win32sdk.bat borland
:createfiles
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 16 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS16\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS16\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC16.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink.cfg
echo Borland C++ 5.0 16 bit DOS compilation configuration set up.

View File

@ -0,0 +1,35 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS32\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS32\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit DOS compilation configuration set up (DPMI32).

View File

@ -0,0 +1,35 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\SMX32\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\SMX32\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=1
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit SMX compilation configuration set up (SMX32).

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\SNAP\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\SNAP\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=1
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 Snap compilation configuration set up.

View File

@ -0,0 +1,48 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit mode with Phar Lap TNT
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS32\BC5;%BC5_PATH%\LIB;%TNT_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS32\BC5;%BC5_PATH%\LIB;%TNT_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;%TNT_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=1
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%TNT_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM If you set the following to a 1, a TNT DosStyle app will be created.
REM Otherwise a TNT NtStyle app will be created. NtStyle apps will *only*
REM run under real DOS when using our libraries, since we require access
REM to functions that the Win32 API does not support (such as direct access
REM to video memory, calling Int 10h BIOS functions etc). DosStyle apps
REM will however run fine in both DOS and a Win95 DOS box (NT DOS boxes don't
REM work too well).
REM
REM If you are using the RealTime DOS extender, your apps *must* be NtStyle,
REM and hence will never be able to run under Win95 or WinNT, only DOS.
SET DOSSTYLE=
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit DOS compilation configuration set up (TNT).

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\VXD\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\VXD\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=1
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit Windows (VxD) compilation configuration set up.

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 16 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN16\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN16\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC16.MK
SET USE_DPMI16=
SET USE_WIN16=1
SET USE_WIN32=
SET USE_VXD=
SET USE_BC5=1
SET USE_SMX32=
SET USE_SMX16=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink.cfg
echo Borland C++ 5.0 16 bit Windows compilation configuration set up.

View File

@ -0,0 +1,40 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET C_INCLUDE=%BC5_PATH%\INCLUDE
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%C_INCLUDE%
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=1
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Enable Win32 SDK if desired (sdk on command line)
if NOT .%1%==.sdk goto createfiles
call win32sdk.bat borland
:createfiles
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BC5;%BC5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BC5;%BC5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BC5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=1
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BC5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BC5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BC5_PATH%\BIN\tlink32.cfg
echo Borland C++ 5.0 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,40 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET C_INCLUDE=%BCB5_PATH%\INCLUDE
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%C_INCLUDE%
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Enable Win32 SDK if desired (sdk on command line)
if NOT .%1%==.sdk goto createfiles
call win32sdk.bat borland
:createfiles
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 16 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS16\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS16\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC16.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink.cfg
echo Borland C++ Builder 5.0 16 bit DOS compilation configuration set up.

View File

@ -0,0 +1,35 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS32\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS32\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit DOS compilation configuration set up (DPMI32).

View File

@ -0,0 +1,35 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\SMX32\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\SMX32\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=1
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit SMX compilation configuration set up (SMX32).

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\SNAP\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\SNAP\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=1
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 Snap compilation configuration set up.

View File

@ -0,0 +1,48 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit mode with Phar Lap TNT
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\DOS32\BCB5;%BCB5_PATH%\LIB;%TNT_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\DOS32\BCB5;%BCB5_PATH%\LIB;%TNT_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;%TNT_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_DPMI16=
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=
SET USE_TNT=1
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%TNT_PATH%\BIN;%DEFPATH%%BC_CD_PATH%
REM If you set the following to a 1, a TNT DosStyle app will be created.
REM Otherwise a TNT NtStyle app will be created. NtStyle apps will *only*
REM run under real DOS when using our libraries, since we require access
REM to functions that the Win32 API does not support (such as direct access
REM to video memory, calling Int 10h BIOS functions etc). DosStyle apps
REM will however run fine in both DOS and a Win95 DOS box (NT DOS boxes don't
REM work too well).
REM
REM If you are using the RealTime DOS extender, your apps *must* be NtStyle,
REM and hence will never be able to run under Win95 or WinNT, only DOS.
SET DOSSTYLE=
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit DOS compilation configuration set up (TNT).

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\VXD\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\VXD\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=
SET USE_VXD=1
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit Windows (VxD) compilation configuration set up.

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 16 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN16\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN16\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC16.MK
SET USE_DPMI16=
SET USE_WIN16=1
SET USE_WIN32=
SET USE_VXD=
SET USE_BC5=1
SET USE_SMX32=
SET USE_SMX16=
SET WIN32_GUI=
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\turboc.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\turboc.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink.cfg
echo Borland C++ Builder 5.0 16 bit Windows compilation configuration set up.

View File

@ -0,0 +1,40 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET C_INCLUDE=%BCB5_PATH%\INCLUDE
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%C_INCLUDE%
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=1
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Enable Win32 SDK if desired (sdk on command line)
if NOT .%1%==.sdk goto createfiles
call win32sdk.bat borland
:createfiles
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,34 @@
@echo off
REM Setup for compiling with Borland C++ Builder 5.0 in 32 bit Windows mode.
if .%CHECKED%==.1 goto checked_build
SET LIB=%SCITECH_LIB%\LIB\RELEASE\WIN32\BCB5;%BCB5_PATH%\LIB;.
echo Release build enabled.
goto setvars
:checked_build
SET LIB=%SCITECH_LIB%\LIB\DEBUG\WIN32\BCB5;%BCB5_PATH%\LIB;.
echo Checked debug build enabled.
goto setvars
:setvars
SET INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%BCB5_PATH%\INCLUDE;
SET MAKESTARTUP=%SCITECH%\MAKEDEFS\BC32.MK
SET USE_WIN16=
SET USE_WIN32=1
SET USE_VXD=
SET USE_TNT=
SET USE_SMX32=
SET USE_SMX16=
SET USE_BC5=1
SET WIN32_GUI=1
SET USE_SNAP=
SET BC_LIBBASE=BC5
PATH %SCITECH_BIN%;%BCB5_PATH%\BIN;%DEFPATH%%BC5_CD_PATH%
REM: Create Borland compile/link configuration scripts
echo -I%INCLUDE% > %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% >> %BCB5_PATH%\BIN\bcc32.cfg
echo -L%LIB% > %BCB5_PATH%\BIN\tlink32.cfg
echo Borland C++ Builder 5.0 32 bit Windows compilation configuration set up.

View File

@ -0,0 +1,22 @@
#! /bin/sh
if [ $# -lt 1 ] || ( [ "$1" != gcc-linux ] && [ "$1" != qnx4 ] ) ; then
echo Usage: $0 compiler_name [DMAKE commands]
echo
echo Current compilers:
echo " gcc-linux - GNU C/C++ 2.7 or higher, 32 bit"
echo " qnx4 - Watcom C/C++ 10.6 or higher, 32 bit"
exit 1
fi
unset DBG OPT OPT_SIZE BUILD_DLL IMPORT_DLL FPU CHECKS BETA
. ${1}.sh
shift
dmake $* && exit 0
echo *************************************************
echo * An error occurred while building the library. *
echo *************************************************
exit 1

View File

@ -0,0 +1,4 @@
@echo off
rem Disable checked build and build release code
set CHECKED=
call build_it.bat %1 %2 %3 %4 %5 %6 %7 %8 %9

View File

@ -0,0 +1,4 @@
@echo off
rem Enable checked build and build debug code
set CHECKED=1
call build_it.bat %1 %2 %3 %4 %5 %6 %7 %8 %9

View File

@ -0,0 +1,432 @@
@echo off
rem Generic batch file to build a version of the library. This batch file
rem assumes that the correct batch files exist to setup the appropriate
rem compilation environments, and that the DMAKE.EXE program is available
rem somewhere on the path.
rem
rem Builds as release or debug depending on the value of the CHECKED
rem environment variable.
rem Unset all environment variables that change the compile process
set DBG=
set OPT=
set OPT_SIZE=
set BUILD_DLL=
set IMPORT_DLL=
set FPU=
set CHECKS=
set BETA=
if %1==bc31-d16 goto bc31-d16
if %1==bc45-d16 goto bc45-d16
if %1==bc45-d32 goto bc45-d32
if %1==bc45-tnt goto bc45-tnt
if %1==bc45-w16 goto bc45-w16
if %1==bc45-w32 goto bc45-w32
if %1==bc45-c32 goto bc45-c32
if %1==bc45-vxd goto bc45-vxd
if %1==bc45-snp goto bc45-snp
if %1==bc50-d16 goto bc50-d16
if %1==bc50-d32 goto bc50-d32
if %1==bc50-tnt goto bc50-tnt
if %1==bc50-w16 goto bc50-w16
if %1==bc50-w32 goto bc50-w32
if %1==bc50-c32 goto bc50-c32
if %1==bc50-vxd goto bc50-vxd
if %1==bc50-snp goto bc50-snp
if %1==gcc2-d32 goto gcc2-d32
if %1==gcc2-w32 goto gcc2-w32
if %1==gcc2-c32 goto gcc2-c32
if %1==gcc2-linux goto gcc2-linux
if %1==vc40-d16 goto vc40-d16
if %1==vc40-tnt goto vc40-tnt
if %1==vc40-w16 goto vc40-w16
if %1==vc40-w32 goto vc40-w32
if %1==vc40-c32 goto vc40-c32
if %1==vc40-drv9x goto vc40-drv9x
if %1==vc40-drvnt goto vc40-drvnt
if %1==vc40-rtt goto vc40-rtt
if %1==vc40-snp goto vc40-snp
if %1==vc50-d16 goto vc50-d16
if %1==vc50-tnt goto vc50-tnt
if %1==vc50-w16 goto vc50-w16
if %1==vc50-w32 goto vc50-w32
if %1==vc50-c32 goto vc50-c32
if %1==vc50-drv9x goto vc50-drv9x
if %1==vc50-drvnt goto vc50-drvnt
if %1==vc50-rtt goto vc50-rtt
if %1==vc50-snp goto vc50-snp
if %1==vc60-d16 goto vc60-d16
if %1==vc60-tnt goto vc60-tnt
if %1==vc60-w16 goto vc60-w16
if %1==vc60-w32 goto vc60-w32
if %1==vc60-c32 goto vc60-c32
if %1==vc60-drv9x goto vc60-drv9x
if %1==vc60-drvnt goto vc60-drvnt
if %1==vc60-drvw2k goto vc60-drvw2k
if %1==vc60-rtt goto vc60-rtt
if %1==vc60-snp goto vc60-snp
if %1==wc10ad16 goto wc10ad16
if %1==wc10ad32 goto wc10ad32
if %1==wc10atnt goto wc10atnt
if %1==wc10aw16 goto wc10aw16
if %1==wc10aw32 goto wc10aw32
if %1==wc10ac32 goto wc10ac32
if %1==wc10ao32 goto wc10ao32
if %1==wc10ap32 goto wc10ap32
if %1==wc10asnp goto wc10asnp
if %1==wc10-d16 goto wc10-d16
if %1==wc10-d32 goto wc10-d32
if %1==wc10-tnt goto wc10-tnt
if %1==wc10-w16 goto wc10-w16
if %1==wc10-w32 goto wc10-w32
if %1==wc10-c32 goto wc10-c32
if %1==wc10-o32 goto wc10-o32
if %1==wc10-p32 goto wc10-p32
if %1==wc10-snp goto wc10-snp
if %1==wc11-d16 goto wc11-d16
if %1==wc11-d32 goto wc11-d32
if %1==wc11-tnt goto wc11-tnt
if %1==wc11-w16 goto wc11-w16
if %1==wc11-w32 goto wc11-w32
if %1==wc11-c32 goto wc11-c32
if %1==wc11-o32 goto wc11-o32
if %1==wc11-p32 goto wc11-p32
if %1==wc11-snp goto wc11-snp
echo Usage: BUILD 'compiler_name' [DMAKE commands]
echo.
echo Where 'compiler_name' is of the form comp-os, where
echo 'comp' defines the compiler and 'os' defines the OS environment.
echo For instance 'bc50-w32' is for Borland C++ 5.0 for Win32.
echo The value of 'comp' can be any of the following:
echo.
echo bc45 - Borland C++ 4.5x
echo bc50 - Borland C++ 5.x
echo vc40 - Visual C++ 4.x
echo vc50 - Visual C++ 5.x
echo vc60 - Visual C++ 6.x
echo wc10 - Watcom C++ 10.6
echo wc11 - Watcom C++ 11.0
echo gcc2 - GNU C/C++ 2.9x
echo.
echo The value of 'os' can be one of the following:
echo.
echo d16 - 16-bit DOS
echo d32 - 32-bit DOS
echo w16 - 16-bit Windows GUI mode
echo c32 - 32-bit Windows console mode
echo w32 - 32-bit Windows GUI mode
echo o16 - 16-bit OS/2 console mode
echo o32 - 32-bit OS/2 console mode
echo p32 - 32-bit OS/2 Presentation Manager
echo snp - 32-bit SciTech Snap application
echo linux - 32-bit Linux application
goto end
rem -------------------------------------------------------------------------
rem Setup for the specified compiler
:bc31-d16
call bc31-d16.bat
goto compileit
:bc45-d16
call bc45-d16.bat
goto compileit
:bc45-d32
call bc45-d32.bat
goto compileit
:bc45-tnt
call bc45-tnt.bat
goto compileit
:bc45-w16
call bc45-w16.bat
goto compileit
:bc45-w32
call bc45-w32.bat
goto compileit
:bc45-c32
call bc45-c32.bat
goto compileit
:bc45-vxd
call bc45-vxd.bat
goto compileit
:bc50-d16
call bc50-d16.bat
goto compileit
:bc50-d32
call bc50-d32.bat
goto compileit
:bc50-tnt
call bc50-tnt.bat
goto compileit
:bc50-w16
call bc50-w16.bat
goto compileit
:bc50-w32
call bc50-w32.bat
goto compileit
:bc50-c32
call bc50-c32.bat
goto compileit
:bc50-vxd
call bc50-vxd.bat
goto compileit
:gcc2-d32
call gcc2-d32.bat
goto compileit
:gcc2-w32
call gcc2-w32.bat
goto compileit
:gcc2-c32
call gcc2-c32.bat
goto compileit
:gcc2-linux
call gcc2-linux.bat
goto compileit
:sc70-d16
call sc70-d16.bat
goto compileit
:sc70-w16
call sc70-w16.bat
goto compileit
:sc70-tnt
call sc70-tnt.bat
goto compileit
:sc70-w32
call sc70-w32.bat
goto compileit
:sc70-c32
call sc70-c32.bat
goto compileit
:vc40-d16
call vc40-d16.bat
goto compileit
:vc40-tnt
call vc40-tnt.bat
goto compileit
:vc40-w16
call vc40-w16.bat
goto compileit
:vc40-w32
call vc40-w32.bat
goto compileit
:vc40-c32
call vc40-c32.bat
goto compileit
:vc40-drv9x
call vc40-drv9x.bat
goto compileit
:vc40-drvnt
call vc40-drvnt.bat
goto compileit
:vc40-rtt
call vc40-rtt.bat
goto compileit
:vc50-d16
call vc50-d16.bat
goto compileit
:vc50-tnt
call vc50-tnt.bat
goto compileit
:vc50-w16
call vc50-w16.bat
goto compileit
:vc50-w32
call vc50-w32.bat
goto compileit
:vc50-c32
call vc50-c32.bat
goto compileit
:vc50-drv9x
call vc50-drv9x.bat
goto compileit
:vc50-drvnt
call vc50-drvnt.bat
goto compileit
:vc50-rtt
call vc50-rtt.bat
goto compileit
:vc60-d16
call vc60-d16.bat
goto compileit
:vc60-tnt
call vc60-tnt.bat
goto compileit
:vc60-w16
call vc60-w16.bat
goto compileit
:vc60-w32
call vc60-w32.bat
goto compileit
:vc60-c32
call vc60-c32.bat
goto compileit
:vc60-drv9x
call vc60-drv9x.bat
goto compileit
:vc60-drvnt
call vc60-drvnt.bat
goto compileit
:vc60-drvw2k
call vc60-drvw2k.bat
goto compileit
:vc60-rtt
call vc60-rtt.bat
goto compileit
:wc10ad16
call wc10ad16.bat
goto compileit
:wc10ad32
call wc10ad32.bat
goto compileit
:wc10atnt
call wc10atnt.bat
goto compileit
:wc10aw16
call wc10aw16.bat
goto compileit
:wc10aw32
call wc10aw32.bat
goto compileit
:wc10ac32
call wc10ac32.bat
goto compileit
:wc10ao32
call wc10ao32.bat
goto compileit
:wc10ap32
call wc10ap32.bat
goto compileit
:wc10-d16
call wc10-d16.bat
goto compileit
:wc10-d32
call wc10-d32.bat
goto compileit
:wc10-tnt
call wc10-tnt.bat
goto compileit
:wc10-w16
call wc10-w16.bat
goto compileit
:wc10-w32
call wc10-w32.bat
goto compileit
:wc10-c32
call wc10-c32.bat
goto compileit
:wc10-o32
call wc10-o32.bat
goto compileit
:wc10-p32
call wc10-p32.bat
goto compileit
:wc11-d16
call wc11-d16.bat
goto compileit
:wc11-d32
call wc11-d32.bat
goto compileit
:wc11-tnt
call wc11-tnt.bat
goto compileit
:wc11-w16
call wc11-w16.bat
goto compileit
:wc11-w32
call wc11-w32.bat
goto compileit
:wc11-c32
call wc11-c32.bat
goto compileit
:wc11-o32
call wc11-o32.bat
goto compileit
:wc11-p32
call wc11-p32.bat
goto compileit
:compileit
k_rm -f *.lib *.a
dmake %2 %3 %4 %5 %6 %7 %8 %9
if errorlevel 1 goto errorend
goto end
:errorend
echo *************************************************
echo * An error occurred while building the library. *
echo *************************************************
:end

View File

@ -0,0 +1,6 @@
@echo off
%1
cd %3
%4 %5 %6 %7 %8 %9
%2

View File

@ -0,0 +1,10 @@
#! /bin/sh
cd $1
PROG=$2
shift 2
rm -f *.lib *.a
$PROG $*
RET=$?
cd ..
exit $RET

View File

@ -0,0 +1,5 @@
@echo off
cd %1
k_rm -f *.lib *.a
shift 1
%1 %2 %3 %4 %5 %6 %7 %8 %9

View File

@ -0,0 +1,46 @@
#= Don't edit this line unless you move djgpp.env outside
#= of the djgpp installation directory. If you do move
#= it, set DJDIR to the directory you installed DJGPP in.
#=
DJDIR=%:/>DJGPP%
+USER=dosuser
+TMPDIR=%DJDIR%/tmp
+EMU387=%DJDIR%/bin/emu387.dxe
+LFN=y
[bison]
BISON_HAIRY=%DJDIR%/lib/bison.hai
BISON_SIMPLE=%DJDIR%/lib/bison.sim
[cpp]
CPLUS_INCLUDE_PATH=%/>;CPLUS_INCLUDE_PATH%include;%SCITECH%/include;%PRIVATE%/include;.;%DJDIR%/lang/cxx;%DJDIR%/include;%DJDIR%/contrib/grx20/include
C_INCLUDE_PATH=%/>;C_INCLUDE_PATH%include;%SCITECH%/include;%PRIVATE%/include;.;%DJDIR%/include;%DJDIR%/contrib/grx20/include
OBJCPLUS_INCLUDE_PATH=%/>;OBJCPLUS_INCLUDE_PATH%%DJDIR%/include;%DJDIR%/lang/objc
OBJC_INCLUDE_PATH=%/>;OBJC_INCLUDE_PATH%%DJDIR%/include;%DJDIR%/lang/objc
[gcc]
COMPILER_PATH=%/>;COMPILER_PATH%%DJDIR%/bin
LIBRARY_PATH=%/>;LIBRARY_PATH%%DJDIR%/lib;%DJDIR%/contrib/grx20/lib;%SCITECH%/lib/release/dos32/dj2
[info]
INFOPATH=%/>;INFOPATH%%DJDIR%/info;%DJDIR%/gnu/emacs/info
INFO_COLORS=0x1f.0x31
[emacs]
INFOPATH=%/>;INFOPATH%%DJDIR%/info;%DJDIR%/gnu/emacs/info
[less]
LESSBINFMT=*k<%X>
LESSCHARDEF=8bcccbcc12bc5b95.b127.b
LESS=%LESS% -h5$y5$Dd2.0$Du14.0$Ds4.7$Dk9.0$
[locate]
+LOCATE_PATH=%DJDIR%/lib/locatedb.dat
[ls]
+LS_COLORS=no=00:fi=00:di=36:lb=37;07:cd=40;33;01:ex=32:*.cmd=32:*.tar=01;31:*.tgz=01;31:*.arj=01;31:*.taz=01;31:*.lzh=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.gz=01;31:*.deb=01;31:*.jpg=01;34:*.gif=01;34:*.bmp=01;34:*.ppm=01;34:*.tga=01;34:*.xbm=01;34:*.xpm=01;34:*.tif=01;34:*.mpg=01;37:*.avi=01;37:*.gl=01;37:*.dl=01;37:*~=08:*.bak=08:
[dir]
+LS_COLORS=no=00:fi=00:di=36:lb=37;07:cd=40;33;01:ex=32:*.cmd=32:*.tar=01;31:*.tgz=01;31:*.arj=01;31:*.taz=01;31:*.lzh=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.gz=01;31:*.deb=01;31:*.jpg=01;34:*.gif=01;34:*.bmp=01;34:*.ppm=01;34:*.tga=01;34:*.xbm=01;34:*.xpm=01;34:*.tif=01;34:*.mpg=01;37:*.avi=01;37:*.gl=01;37:*.dl=01;37:*~=08:*.bak=08:
[vdir]
+LS_COLORS=no=00:fi=00:di=36:lb=37;07:cd=40;33;01:ex=32:*.cmd=32:*.tar=01;31:*.tgz=01;31:*.arj=01;31:*.taz=01;31:*.lzh=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.gz=01;31:*.deb=01;31:*.jpg=01;34:*.gif=01;34:*.bmp=01;34:*.ppm=01;34:*.tga=01;34:*.xbm=01;34:*.xpm=01;34:*.tif=01;34:*.mpg=01;37:*.avi=01;37:*.gl=01;37:*.dl=01;37:*~=08:*.bak=08:

View File

@ -0,0 +1,46 @@
#= Don't edit this line unless you move djgpp.env outside
#= of the djgpp installation directory. If you do move
#= it, set DJDIR to the directory you installed DJGPP in.
#=
DJDIR=%:/>DJGPP%
+USER=dosuser
+TMPDIR=%DJDIR%/tmp
+EMU387=%DJDIR%/bin/emu387.dxe
+LFN=y
[bison]
BISON_HAIRY=%DJDIR%/lib/bison.hai
BISON_SIMPLE=%DJDIR%/lib/bison.sim
[cpp]
CPLUS_INCLUDE_PATH=%/>;CPLUS_INCLUDE_PATH%include;%SCITECH%/include;%PRIVATE%/include;.;%DJDIR%/lang/cxx;%DJDIR%/include;%DJDIR%/contrib/grx20/include
C_INCLUDE_PATH=%/>;C_INCLUDE_PATH%include;%SCITECH%/include;%PRIVATE%/include;.;%DJDIR%/include;%DJDIR%/contrib/grx20/include
OBJCPLUS_INCLUDE_PATH=%/>;OBJCPLUS_INCLUDE_PATH%%DJDIR%/include;%DJDIR%/lang/objc
OBJC_INCLUDE_PATH=%/>;OBJC_INCLUDE_PATH%%DJDIR%/include;%DJDIR%/lang/objc
[gcc]
COMPILER_PATH=%/>;COMPILER_PATH%%DJDIR%/bin
LIBRARY_PATH=%/>;LIBRARY_PATH%%DJDIR%/lib;%DJDIR%/contrib/grx20/lib;%SCITECH%/lib/debug/dos32/dj2
[info]
INFOPATH=%/>;INFOPATH%%DJDIR%/info;%DJDIR%/gnu/emacs/info
INFO_COLORS=0x1f.0x31
[emacs]
INFOPATH=%/>;INFOPATH%%DJDIR%/info;%DJDIR%/gnu/emacs/info
[less]
LESSBINFMT=*k<%X>
LESSCHARDEF=8bcccbcc12bc5b95.b127.b
LESS=%LESS% -h5$y5$Dd2.0$Du14.0$Ds4.7$Dk9.0$
[locate]
+LOCATE_PATH=%DJDIR%/lib/locatedb.dat
[ls]
+LS_COLORS=no=00:fi=00:di=36:lb=37;07:cd=40;33;01:ex=32:*.cmd=32:*.tar=01;31:*.tgz=01;31:*.arj=01;31:*.taz=01;31:*.lzh=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.gz=01;31:*.deb=01;31:*.jpg=01;34:*.gif=01;34:*.bmp=01;34:*.ppm=01;34:*.tga=01;34:*.xbm=01;34:*.xpm=01;34:*.tif=01;34:*.mpg=01;37:*.avi=01;37:*.gl=01;37:*.dl=01;37:*~=08:*.bak=08:
[dir]
+LS_COLORS=no=00:fi=00:di=36:lb=37;07:cd=40;33;01:ex=32:*.cmd=32:*.tar=01;31:*.tgz=01;31:*.arj=01;31:*.taz=01;31:*.lzh=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.gz=01;31:*.deb=01;31:*.jpg=01;34:*.gif=01;34:*.bmp=01;34:*.ppm=01;34:*.tga=01;34:*.xbm=01;34:*.xpm=01;34:*.tif=01;34:*.mpg=01;37:*.avi=01;37:*.gl=01;37:*.dl=01;37:*~=08:*.bak=08:
[vdir]
+LS_COLORS=no=00:fi=00:di=36:lb=37;07:cd=40;33;01:ex=32:*.cmd=32:*.tar=01;31:*.tgz=01;31:*.arj=01;31:*.taz=01;31:*.lzh=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.gz=01;31:*.deb=01;31:*.jpg=01;34:*.gif=01;34:*.bmp=01;34:*.ppm=01;34:*.tga=01;34:*.xbm=01;34:*.xpm=01;34:*.tif=01;34:*.mpg=01;37:*.avi=01;37:*.gl=01;37:*.dl=01;37:*~=08:*.bak=08:

View File

@ -0,0 +1 @@
perl c:\scitech\src\perl\findint3.per

View File

@ -0,0 +1,16 @@
#! /bin/sh
# Setup for compiling with GCC/G++ for BeOS
if [ "$CHECKED" = "1" ]; then
echo Checked debug build enabled.
else
echo Release build enabled.
fi
export MAKESTARTUP=$SCITECH/makedefs/gcc_beos.mk
export INCLUDE="-Iinclude -I$SCITECH/include -I$PRIVATE/include"
export USE_X11=0
export USE_BEOS=1
echo GCC BeOS console compilation environment set up

View File

@ -0,0 +1,16 @@
#! /bin/sh
# Setup for compiling with GCC/G++ for FreeBSD
if [ "$CHECKED" = "1" ]; then
echo Checked debug build enabled.
else
echo Release build enabled.
fi
export MAKESTARTUP=$SCITECH/makedefs/gcc_freebsd.mk
export INCLUDE="-Iinclude -I$SCITECH/include -I$PRIVATE/include"
export USE_X11=1
export USE_FREEBSD=1
echo GCC FreeBSD console compilation environment set up

View File

@ -0,0 +1,19 @@
#! /bin/sh
# Setup for compiling with GCC/G++ for Linux
if [ "$CHECKED" = "1" ]; then
echo Checked debug build enabled.
else
echo Release build enabled.
fi
export MAKESTARTUP=$SCITECH/makedefs/gcc_linux.mk
export INCLUDE="include;$SCITECH/include;$PRIVATE/include"
export USE_LINUX=1
if [ "x$LIBC" = x ]; then
echo "GCC Linux console compilation environment set up (glib)"
else
echo "GCC Linux console compilation environment set up (libc5)"
fi

View File

@ -0,0 +1,26 @@
@echo off
REM Setup for compiling with GNU C compiler
if .%CHECKED%==.1 goto checked_build
set LIB=%SCITECH_LIB%\LIB\release\win32\gcc2
echo Release build enabled.
goto setvars
:checked_build
set LIB=%SCITECH_LIB%\LIB\debug\win32\gcc2
echo Checked debug build enabled.
goto setvars
:setvars
set INCLUDE=include;%SCITECH%\include;%PRIVATE%\include
set MAKESTARTUP=%SCITECH%\makedefs\gcc_win32.mk
set MAKE_MODE=
set USE_WIN16=
set USE_WIN32=1
set WIN32_GUI=
set USE_SNAP=
set GCC_LIBBASE=gcc2
PATH %SCITECH_BIN%;%GCC2_PATH%\NATIVE\BIN;%DEFPATH%
echo GCC 2.9.x 32-bit Win32 console compilation environment set up

View File

@ -0,0 +1,28 @@
@echo off
REM Setup for compiling with DJGPP 2.02
if .%CHECKED%==.1 goto checked_build
set LIB=%SCITECH_LIB%\LIB\release\dos32\dj2
%SCITECH%\bin-dos\k_cp %SCITECH%\BIN\DJGPP.ENV %DJ_PATH%\DJGPP.ENV
echo Release build enabled.
goto setvars
:checked_build
set LIB=%SCITECH_LIB%\LIB\debug\dos32\dj2
%SCITECH%\bin-dos\k_cp %SCITECH%\BIN\DJGPP_DB.ENV %DJ_PATH%\DJGPP.ENV
echo Checked debug build enabled.
goto setvars
:setvars
set DJGPP=%DJ_PATH%\DJGPP.ENV
set INCLUDE=INCLUDE;%SCITECH%\INCLUDE;%PRIVATE%\INCLUDE;%DJ_PATH%\INCLUDE;
set MAKESTARTUP=%SCITECH%\MAKEDEFS\DJ32.MK
set USE_WIN16=
set USE_WIN32=
set WIN32_GUI=
set USE_SNAP=
set DJ_LIBBASE=dj2
PATH %SCITECH_BIN%;%DJ_PATH%\BIN;%DEFPATH%
echo DJGPP 2.02 32-bit DOS compilation environment set up (DPMI).

View File

@ -0,0 +1,26 @@
@echo off
REM Setup for compiling with GNU C cross-compiler
if .%CHECKED%==.1 goto checked_build
set LIB=%SCITECH_LIB%\LIB\release\win32\gcc2
echo Release build enabled.
goto setvars
:checked_build
set LIB=%SCITECH_LIB%\LIB\debug\win32\gcc2
echo Checked debug build enabled.
goto setvars
:setvars
set INCLUDE=include;%SCITECH%\include;%PRIVATE%\include
set MAKESTARTUP=%SCITECH%\MAKEDEFS\gcc_linux.mk
set MAKE_MODE=UNIX
set USE_WIN16=
set USE_WIN32=
set WIN32_GUI=
set USE_SNAP=
set GCC_LIBBASE=gcc2
PATH %SCITECH_BIN%;%GCC2_PATH%\cross-linux\i386-redhat-linux\BIN;%DEFPATH%
echo GCC 2.9.x 32-bit Linux console cross compilation environment set up

View File

@ -0,0 +1,26 @@
@echo off
REM Setup for compiling with GNU C compiler
if .%CHECKED%==.1 goto checked_build
set LIB=%SCITECH_LIB%\LIB\release\win32\gcc2
echo Release build enabled.
goto setvars
:checked_build
set LIB=%SCITECH_LIB%\LIB\debug\win32\gcc2
echo Checked debug build enabled.
goto setvars
:setvars
set INCLUDE=include;%SCITECH%\include;%PRIVATE%\include
set MAKESTARTUP=%SCITECH%\makedefs\gcc_win32.mk
set MAKE_MODE=
set USE_WIN16=
set USE_WIN32=1
set WIN32_GUI=1
set USE_SNAP=
set GCC_LIBBASE=gcc2
PATH %SCITECH_BIN%;%GCC2_PATH%\NATIVE\BIN;%DEFPATH%
echo GCC 2.9.x 32-bit Win32 GUI compilation environment set up

View File

@ -0,0 +1,97 @@
call wc11-d32.bat
cd c:\private\src\license
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\pm
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\console
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\nucleus
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\zlib
dmake clean
dmake depend
dmake -u install
cd c:\private\src\graphics\ref2d
dmake clean
dmake depend
dmake -u install
cd c:\private\src\drvlib
dmake clean
dmake depend
dmake -u install
call wc11-w32.bat
cd c:\private\src\license
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\pm
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\console
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\nucleus
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\zlib
dmake clean
dmake depend
dmake -u install
cd c:\private\src\graphics\ref2d
dmake clean
dmake depend
dmake -u install
cd c:\private\src\drvlib
dmake clean
dmake depend
dmake -u install
call wc10-d32.bat
cd c:\private\src\license
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\pm
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\console
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\nucleus
dmake clean
dmake depend
dmake -u install
cd c:\scitech\src\zlib
dmake clean
dmake depend
dmake -u install
cd c:\private\src\graphics\ref2d
dmake clean
dmake depend
dmake -u install
cd c:\private\src\drvlib
dmake clean
dmake depend
dmake -u install
cd \private\src\graphics\drivers

View File

@ -0,0 +1,23 @@
#! /bin/sh
#
# This script generates a single object file from a set of libraries (*.a files)
# Usage: meltobjs.sh target.o library1.a library2.a ...
#
# (C) SciTech Software, Inc. 1998
#
TMPDIR=/tmp/melt$$
TARGET=$1
TARGETDIR=$PWD
shift
mkdir $TMPDIR
cd $TMPDIR
for a in $*
do
ar x $a
done
ld -r -o $TARGETDIR/$TARGET *.o
rm -fr $TMPDIR

View File

@ -0,0 +1,42 @@
@echo off
REM: Set up environment variables for Microsoft Windows NT DDK development.
REM: Note that we have hard coded this for Windows NT i386 development.
SET USE_NTDRV=1
SET USE_W2KDRV=
SET BASEDIR=%NT_DDKROOT%
SET PATH=%BASEDIR%\bin;%PATH%
SET NTMAKEENV=%BASEDIR%\inc
SET BUILD_MAKE_PROGRAM=nmake.exe
SET BUILD_DEFAULT=-ei -nmake -i
SET BUILD_DEFAULT_TARGETS=-386
SET _OBJ_DIR=obj
SET NEW_CRTS=1
SET _NTROOT=%BASEDIR%
SET INCLUDE=%BASEDIR%\inc;%INCLUDE%
if .%CHECKED%==.1 goto checked
REM: set up an NT free build environment
SET DDKBUILDENV=free
SET C_DEFINES=-D_IDWBUILD
SET NTDBGFILES=1
SET NTDEBUG=
SET NTDEBUGTYPE=
SET MSC_OPTIMIZATION=
set LIB=%BASEDIR%\lib\i386\free;%SCITECH_LIB%\LIB\RELEASE\NTDRV\VC6;%MSVCDir%\LIB;.
goto done
:checked
REM: set up an NT checked build environment
SET DDKBUILDENV=checked
SET C_DEFINES=-D_IDWBUILD -DRDRDBG -DSRVDBG
SET NTDBGFILES=
SET NTDEBUG=ntsd
SET NTDEBUGTYPE=both
SET MSC_OPTIMIZATION=/Od /Oi
set LIB=%BASEDIR%\lib\i386\free;%SCITECH_LIB%\LIB\DEBUG\NTDRV\VC6;%MSVCDir%\LIB;.
:done

Some files were not shown because too many files have changed in this diff Show More