Andre Schwarz 9acde129cc TSEC: add config options for VSC8601 RGMII PHY
The Vitesse VSC8601 RGMII PHY has internal delay for both Rx
and Tx clock lines. They are configured using 2 bits in extended
register 0x17.
Therefore CFG_VSC8601_SKEW_TX and CFG_VSC8601_SKEW_RX have
been introduced with valid values 0-3 giving 0.0, 1.4,1.7 and 2.0ns delay.

Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de>
Acked-by: Andy Fleming <afleming@freescale.com>
Acked-by: Ben Warren <biggerbadderben@gmail.com>
--

 drivers/net/tsec.c |    6 ++++++
 drivers/net/tsec.h |    3 +++
 2 files changed, 9 insertions(+), 0 deletions(-)
2008-05-03 23:27:04 +02:00
..
2008-04-28 22:22:34 -07:00
2008-04-28 22:22:34 -07:00
2008-01-10 01:06:02 +01:00
2008-04-13 09:59:26 -07:00
2008-03-30 00:37:08 -04:00
2008-01-10 01:06:02 +01:00
2008-02-14 01:11:00 +01:00
2008-04-01 01:46:12 +02:00
2008-02-14 09:37:58 +00:00
2008-02-14 01:11:00 +01:00
2008-04-28 12:48:47 +02:00
2008-02-14 01:11:00 +01:00
2008-04-28 20:42:55 +02:00
2008-04-15 00:08:30 -04:00
2008-01-10 01:06:02 +01:00