Stefan Roese a2c95a7224 PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performance
AMCC suggested to set the PMU bit to 0 for best performace on
the PPC440 DDR controller.
Please see doc/README.440-DDR-performance for details.
Patch by Stefan Roese, 28 Jul 2006
2006-07-28 18:34:58 +02:00
..
2005-09-23 11:05:55 +02:00
2004-12-31 09:32:47 +00:00
2006-06-02 16:20:36 +02:00
2001-10-21 10:56:49 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2006-07-21 11:56:05 +02:00
2006-07-19 13:50:38 +02:00