Rafal Jaworowski dec99558b9 [ppc4xx] Separate settings for PCIe bus numbering on 440SPe rev.A
This brings back separate settings for PCIe bus numbers depending on chip
revision, which got eliminated in 2b393b0f0af8402ef43b25c1968bfd29714ddffa
commit. 440SPe rev. A does NOT work properly with the same settings as for
the rev. B (no devices are seen on the bus during enumeration).

Signed-off-by: Rafal Jaworowski <raj@semihalf.com>
2007-08-02 08:25:18 +02:00
..
2005-09-23 11:05:55 +02:00
2007-06-25 16:50:55 +02:00
2001-10-21 10:56:49 +00:00
2003-06-27 21:31:46 +00:00
2007-03-24 15:57:09 +01:00
2003-06-27 21:31:46 +00:00
2007-03-21 13:38:59 +01:00
2007-03-21 13:38:59 +01:00
2007-03-21 13:38:59 +01:00
2007-03-21 13:38:59 +01:00