Jon Loeliger cfc7a7f5bb cpu/86xx fixes.
Remove rev 1 fixes.
Always set PICGCR_MODE.
Enable machine check and provide board config option
to set and handle SoC error interrupts.

Include MSSSR0 in error message.

Isolate a RAMBOOT bit of code with #ifdef CFG_RAMBOOT.

Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
Signed-off-by: Jon Loeliger <jdl@freescale.com>
2007-08-10 11:02:32 -05:00
..
2007-08-10 11:02:32 -05:00
2005-09-25 16:59:36 +02:00
2006-07-21 15:24:56 +02:00
2007-05-08 00:32:35 +02:00
2006-08-15 14:15:51 +02:00
2006-08-23 10:39:01 -05:00
2006-08-15 14:15:51 +02:00
2007-05-15 23:38:05 +02:00
2002-03-14 16:44:03 +00:00
2006-07-12 15:26:01 +02:00
2006-04-16 10:51:58 +02:00
2007-04-06 14:17:14 -04:00
2006-10-11 14:15:21 +02:00
2006-11-30 18:02:20 +01:00
2002-08-27 10:38:37 +00:00
2003-06-27 21:31:46 +00:00
2006-07-19 13:50:38 +02:00
2007-06-22 23:21:01 +02:00
2006-06-26 10:54:52 +02:00
2007-06-30 18:50:48 +02:00
2007-03-24 15:45:34 +01:00
2007-07-10 00:01:28 +02:00
2006-06-14 18:14:56 +02:00
2007-06-06 10:08:13 +02:00
2006-06-14 18:14:56 +02:00
2006-06-14 17:45:53 +02:00
2006-06-14 18:14:56 +02:00
2006-07-21 15:24:56 +02:00