roy zang 4dbcd69e3e Introduce PLL_CFG[0:4] table for processor 7448/7447A/7455/7457. The original
multiplier table can not refect the real PLL clock behavior of these
processors. Please refer to the hardware specification for detailed
information of the corresponding processors.
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
2006-12-04 17:54:21 +08:00
..
2002-11-11 21:14:20 +00:00
2004-12-31 09:32:47 +00:00
2002-01-15 18:58:11 +00:00
2004-09-28 21:39:45 +00:00