Jon Loeliger cfc7a7f5bb cpu/86xx fixes.
Remove rev 1 fixes.
Always set PICGCR_MODE.
Enable machine check and provide board config option
to set and handle SoC error interrupts.

Include MSSSR0 in error message.

Isolate a RAMBOOT bit of code with #ifdef CFG_RAMBOOT.

Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
Signed-off-by: Jon Loeliger <jdl@freescale.com>
2007-08-10 11:02:32 -05:00
..
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2003-06-27 21:31:46 +00:00
2005-10-13 16:45:02 +02:00
2002-05-15 20:05:05 +00:00
2007-07-27 14:43:59 +02:00
2000-08-21 15:05:47 +00:00
2007-08-10 11:02:32 -05:00
2005-09-26 00:44:15 +02:00
2001-08-05 15:35:05 +00:00
2003-06-27 21:31:46 +00:00
2000-11-20 17:21:10 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2007-08-10 11:02:32 -05:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2000-10-11 22:04:29 +00:00
2001-04-28 17:59:11 +00:00
2000-08-21 15:05:47 +00:00
2000-08-21 15:05:47 +00:00
2007-03-21 13:38:59 +01:00