wdenk 9aea95307f Patch by Jon Loeliger, 16 Jul 2004:
- support larger DDR memories up to 2G on the PC8540/8560ADS and
  STXGP3 boards
- Made MPC8540/8560ADS be 33Mhz PCI by default.
- Removed moldy CONFIG_RAM_AS_FLASH, CFG_FLASH_PORT_WIDTH_16
  and CONFIG_L2_INIT_RAM options.
- Refactor Local Bus initialization out of SDRAM setup.
- Re-implement new version of LBC11/DDR11 errata workarounds.
- Moved board specific PCI init parts out of CPU directory.
- Added TLB entry for PCI-1 IO Memory
- Updated README.mpc85xxads
2004-08-01 23:02:45 +00:00
..
2004-08-01 22:48:16 +00:00
2004-08-01 22:48:16 +00:00
2004-06-09 00:10:59 +00:00
2004-02-12 14:09:38 +00:00
2004-02-07 01:27:10 +00:00
2004-07-12 14:37:59 +00:00
2004-08-01 22:48:16 +00:00
2004-08-01 22:48:16 +00:00
2004-05-19 21:33:14 +00:00
2004-06-09 13:37:52 +00:00