wdenk 9aea95307f Patch by Jon Loeliger, 16 Jul 2004:
- support larger DDR memories up to 2G on the PC8540/8560ADS and
  STXGP3 boards
- Made MPC8540/8560ADS be 33Mhz PCI by default.
- Removed moldy CONFIG_RAM_AS_FLASH, CFG_FLASH_PORT_WIDTH_16
  and CONFIG_L2_INIT_RAM options.
- Refactor Local Bus initialization out of SDRAM setup.
- Re-implement new version of LBC11/DDR11 errata workarounds.
- Moved board specific PCI init parts out of CPU directory.
- Added TLB entry for PCI-1 IO Memory
- Updated README.mpc85xxads
2004-08-01 23:02:45 +00:00
..
2004-02-12 00:47:09 +00:00
2003-06-27 21:31:46 +00:00
2004-06-19 21:19:10 +00:00
2004-07-09 23:27:13 +00:00
2004-07-11 21:49:42 +00:00
2004-02-12 00:47:09 +00:00
2004-02-23 16:11:30 +00:00
2004-02-23 16:11:30 +00:00
2004-03-25 15:14:43 +00:00
2004-06-09 21:54:22 +00:00
2004-02-12 00:47:09 +00:00
2004-02-12 00:47:09 +00:00
2004-02-20 22:02:48 +00:00
2004-05-12 22:54:36 +00:00
2004-02-08 19:38:38 +00:00
2004-08-01 22:48:16 +00:00
2004-02-12 00:47:09 +00:00
2004-02-12 00:47:09 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2004-08-01 22:48:16 +00:00
2004-08-01 22:48:16 +00:00
2004-08-01 22:48:16 +00:00
2004-07-01 16:30:44 +00:00
2004-06-19 21:19:10 +00:00
2004-02-12 00:47:09 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2004-08-01 22:48:16 +00:00
2004-08-01 22:48:16 +00:00
2003-09-16 21:07:28 +00:00
2003-06-27 21:31:46 +00:00
2004-02-10 00:03:41 +00:00
2004-08-01 22:48:16 +00:00
2004-07-11 20:04:51 +00:00
2003-06-27 21:31:46 +00:00
2004-07-01 16:30:44 +00:00