Jens Gehrlein 492c704986 TQM885D: fix SDRAM refresh
At 133 MHz the current SDRAM refresh rate is too fast
(measured 4 * 1.17 us).
CFG_MAMR_PTA changes from 39 to 128. This result
in a refresh rate of 4 * 7.8 us at the default clock
66 MHz. At 133 MHz the value will be then 4 * 3.8 us.
This is a compromise until a new method is found to
adjust the refresh rate.

Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27 01:59:33 +01:00
..
2006-06-14 18:14:56 +02:00
2007-12-06 10:21:03 +01:00
2007-09-15 21:05:33 +02:00
2007-09-15 21:05:33 +02:00
2004-07-01 16:30:44 +00:00
2007-09-15 21:05:33 +02:00
2007-09-15 21:05:33 +02:00
2007-11-03 22:02:37 +01:00
2007-08-18 21:39:46 +02:00
2007-08-18 14:33:02 +02:00
2007-09-23 02:19:24 +09:00
2007-08-18 21:39:46 +02:00
2007-09-15 21:05:33 +02:00
2007-10-23 16:40:40 +02:00
2007-09-09 21:21:33 +02:00
2007-10-12 15:49:39 +02:00
2007-09-24 00:36:06 +02:00
2007-10-15 09:45:00 +02:00
2007-12-27 01:59:33 +01:00
2007-11-13 07:50:29 +01:00
2007-09-15 21:05:33 +02:00
2007-10-14 16:12:29 +02:00